




A6J Block Diagram









YUNAH FSB667			
VCC	LFM	TYP	HFM
1.14V	1.2V	1.356V	
C4			
C3	C0	Max	
0.9A	7.59A	27A	

YUNAH FSB667			
VCCP	Min	Typ	Max
0.997V	1.05V	1.102V	
ICCP			
Min	Typ	Max	
		2.5A	




Layout note: Route VCCSENSE and VSSSENSE trace at 27.4 mils with 25 mils spacing mismatch and 18mils spacing.

Place pull-up/down resistors within 1 inch of CPU.




Vcc Core Decoupling Caps

Place these on bottom side.




For EMI requirement. Place the CAPS on the moat of +Vcore and other power planes



ASUS		Title : Yonah CPU (2)	
ASUSTek COMPUTER INC		Engineer: Charles Lee	
Size	Project Name	Rev	
Custom	A6J	2.0	
Date: Tuesday, November 22, 2005		Sheet 3 of 63	


Fan Speed Control

Using a OP AMP and fine-tuning the level, we can improve the fan speed accuracy.




Place U401 near CON401

CPU FAN




Monitors processor core voltage (0 - 3V)



Pin 10 & Pin 24 set inverting PWM Mode
Set INV=1 to invert PWM output

Route H_THERMDA and H_THERMDC on the same layer



Avoid BPSB,Power


<Variant Name>

ASUS Title : THER-SENSOR,FAN

ASUSTek COMPUTER INC Engineer: Marco Chen




Size	Project Name	Rev
Custom	A6J	2.0

Date: Tuesday, November 22, 2005 Sheet 4 of 63



Bclk	FSB	FSLC BSEL2	FSLB BSEL1	FSLA BSEL0
133	533	L	L	H
166	667	L	H	H

Place termination closed to source IC









Request	Control net	Net name
PCIE_REQ1#	PCIE0(#), PCIE6(#)	None
PCIE_REQ2#	PCIE1(#), PCIE8(#)	None
PCIE_REQ3#	PCIE2(#), PCIE4(#)	CLK_PCIE_MINICARD1#
PCIE_REQ4#	PCIE3(#), PCIE5(#)	CLK_MCH_3GPLL#

<Variant Name>

Title : CLOCK GEN
Engineer: Charles Lee





Size	Project Name	Rev
Custom	A6J	2.0

Date: Tuesday, November 22, 2005 Sheet 5 of 63



<Variant Name>

ASUS		Title : Calistoga MCH (1)
ASUSTek COMPUTER INC		Engineer: Charles Lee
Size	Project Name	Rev
Custom	A6J	2.0
Date: Tuesday, November 22, 2005	Sheet 6 of 63	



Layout Note: Route as short as possible.

When using Intel® Intel® 955XM, 945PM/GM and 940GML Express Chipset platform with external graphics only, IREF resistor is not required.


PCIENB_TXN0	1	PCIENB_TXN1	1	PCIENB_TXN2	1	PCIENB_TXN3	1	PCIENB_TXN4	1	PCIENB_TXN5	1	PCIENB_TXN6	1	PCIENB_TXN7	1	PCIENB_TXN8	1	PCIENB_TXN9	1	PCIENB_TXN10	1	PCIENB_TXN11	1	PCIENB_TXN12	1	PCIENB_TXN13	1	PCIENB_TXN14	1	PCIENB_TXN15	1
C711	1	C724	1	C732	1	C726	1	C702	1	C728	1	C704	1	C730	1	C706	1	C719	1	C708	1	C717	1	C720	1	C715	1	C722	1	C713	1
0.1UF	2	0.1UF	2	0.1UF	2	0.1UF	2	0.1UF	2	0.1UF	2	0.1UF	2	0.1UF	2	0.1UF	2	0.1UF	2	0.1UF	2	0.1UF	2	0.1UF	2	0.1UF	2	0.1UF	2	0.1UF	2
PCIENB_TXN0	2	PCIENB_TXN1	2	PCIENB_TXN2	2	PCIENB_TXN3	2	PCIENB_TXN4	2	PCIENB_TXN5	2	PCIENB_TXN6	2	PCIENB_TXN7	2	PCIENB_TXN8	2	PCIENB_TXN9	2	PCIENB_TXN10	2	PCIENB_TXN11	2	PCIENB_TXN12	2	PCIENB_TXN13	2	PCIENB_TXN14	2	PCIENB_TXN15	2
C712	2	C723	2	C710	2	C725	2	C701	2	C727	2	C703	2	C729	2	C705	2	C731	2	C707	2	C718	2	C709	2	C716	2	C721	2	C714	2
0.1UF	2	0.1UF	2	0.1UF	2	0.1UF	2	0.1UF	2	0.1UF	2	0.1UF	2	0.1UF	2	0.1UF	2	0.1UF	2	0.1UF	2	0.1UF	2	0.1UF	2	0.1UF	2	0.1UF	2	0.1UF	2
PCIENB_RXN0	1	PCIENB_RXN1	1	PCIENB_RXN2	1	PCIENB_RXN3	1	PCIENB_RXN4	1	PCIENB_RXN5	1	PCIENB_RXN6	1	PCIENB_RXN7	1	PCIENB_RXN8	1	PCIENB_RXN9	1	PCIENB_RXN10	1	PCIENB_RXN11	1	PCIENB_RXN12	1	PCIENB_RXN13	1	PCIENB_RXN14	1	PCIENB_RXN15	1
D38	1	G38	1	H34	1	J38	1	L34	1	M38	1	N34	1	P38	1	R34	1	T38	1	V34	1	W38	1	Y34	1	AA38	1	AB34	1	AC38	1
24.90Ohm	2	24.90Ohm	2	24.90Ohm	2	24.90Ohm	2	24.90Ohm	2	24.90Ohm	2	24.90Ohm	2	24.90Ohm	2	24.90Ohm	2	24.90Ohm	2	24.90Ohm	2	24.90Ohm	2	24.90Ohm	2	24.90Ohm	2	24.90Ohm	2	24.90Ohm	2
PCIENB_RXN0	2	PCIENB_RXN1	2	PCIENB_RXN2	2	PCIENB_RXN3	2	PCIENB_RXN4	2	PCIENB_RXN5	2	PCIENB_RXN6	2	PCIENB_RXN7	2	PCIENB_RXN8	2	PCIENB_RXN9	2	PCIENB_RXN10	2	PCIENB_RXN11	2	PCIENB_RXN12	2	PCIENB_RXN13	2	PCIENB_RXN14	2	PCIENB_RXN15	2
D39	2	G39	2	H35	2	J39	2	L35	2	M39	2	N35	2	P39	2	R35	2	T39	2	V35	2	W39	2	Y35	2	AA39	2	AB35	2	AC39	2
10KOhm	2	10KOhm	2	10KOhm	2	10KOhm	2	10KOhm	2	10KOhm	2	10KOhm	2	10KOhm	2	10KOhm	2	10KOhm	2	10KOhm	2	10KOhm	2	10KOhm	2	10KOhm	2	10KOhm	2	10KOhm	2
PCIENB_RXN0	2	PCIENB_RXN1	2	PCIENB_RXN2	2	PCIENB_RXN3	2	PCIENB_RXN4	2	PCIENB_RXN5	2	PCIENB_RXN6	2	PCIENB_RXN7	2	PCIENB_RXN8	2	PCIENB_RXN9	2	PCIENB_RXN10	2	PCIENB_RXN11	2	PCIENB_RXN12	2	PCIENB_RXN13	2	PCIENB_RXN14	2	PCIENB_RXN15	2
D38	2	G38	2	H34	2	J38	2	L34	2	M38	2	N34	2	P38	2	R34	2	T38	2	V34	2	W38	2	Y34	2	AA38	2	AB34	2	AC38	2
10KOhm	2	10KOhm	2	10KOhm	2	10KOhm	2	10KOhm	2	10KOhm	2	10KOhm	2	10KOhm	2	10KOhm	2	10KOhm	2	10KOhm	2	10KOhm	2	10KOhm	2	10KOhm	2	10KOhm	2	10KOhm	2

Place the 32 pcs coupling CAP near Calistoga




FUNCTION	REF NAME	R712	R711	R709	R710
ENABLE VCCA_DPLL & VCCB_DPLL	MT		DNI	MT	DNI
DISABLE VCCA_DPLL & VCCB_DPLL	DNI		MT	DNI	MT

ASUS Title: Calistoga PCI-E (2)
 ASUSTek COMPUTER INC Engineer: Charles Lee
 Size Project Name
 Custom A6J
 Date: Tuesday, November 22, 2005 Sheet 7 of 63
 Rev 2.0




<Variant Name>

		Title : Calistoga DDR2 (3)
ASUSTek COMPUTER INC		Engineer: Charles Lee
Size Custom	Project Name A6J	Rev 2.0
Date: Tuesday, November 22, 2005	Sheet 8 of 63	



Place in cavity

Should be placed near BA15



<Variant Name>

ASUS Title : Clistoga GND (5)
 ASUSTeK COMPUTER INC Engineer: Charles Lee




Size	Project Name	Rev
Custom	A6J	2.0

Date: Tuesday, November 22, 2005 Sheet 10 of 63

CFG[17..3] have internal pullup resistors.
 CFG[20..18] have internal pulldown resistors.
 SDVOCRTL_DATA has internal pulldown resistors.


CFG5 : DMI STRAP

LOW = DMI X 2
HIGH = DMI X 4 (Default)




CFG7 : CPU STRAP

LOW = Mobile Prescott
HIGH = Dothan CPU (Default)




CFG15 : ICH RESET DISABLE

LOW = ICH RESET DISABLE
HIGH = NORMAL OPERATION




CFG11 : PSB 4X CLK ENABLE

LOW = REVERSAL
HIGH = Calistoga(Default)




CFG16 : FSB DYNAMIC ODT

LOW = Dynamic ODT Disabled
HIGH = Dynamic ODT Enabled (Default)




CFG9 : PCIE GRAPHIC LANE

LOW = REVERSE LANE (Default)
 HIGH = NORMAL OPERATION




CFG18 : GMCH Core Voltage Level

LOW = 1.05V (Default)
 HIGH = 1.5V




CFG10: HOST PLL VCO SELECT

LOW = RESERVED
HIGH = MOBILITY



CFG19 : DMI LANE REVERSAL

LOW = NORMAL
 HIGH = LANES REVERSED







AH27	PCIE_VSS1	VSS38	AD16
AC23	PCIE_VSS2	VSS39	AA6
AL27	PCIE_VSS3	VSS40	D7
R23	PCIE_VSS4	VSS41	F5
P25	PCIE_VSS5	VSS42	M3
R25	PCIE_VSS6	VSS43	M9
T28	PCIE_VSS7	VSS44	L7
W26	PCIE_VSS8	VSS45	M7
Y28	PCIE_VSS9	VSS46	AD17
AB26	PCIE_VSS10	VSS47	AH11
AC26	PCIE_VSS11	VSS48	AA8
AD25	PCIE_VSS12	VSS49	U7
AE28	PCIE_VSS13	VSS50	C10
AF28	PCIE_VSS14	VSS51	F3
AG25	PCIE_VSS15	VSS52	F9
AH28	PCIE_VSS16	VSS53	J9
AC28	PCIE_VSS17	VSS54	N3
Y28	PCIE_VSS18	VSS55	N3
U28	PCIE_VSS19	VSS56	Y3
PH29	PCIE_VSS20	VSS57	AM13
AD29	PCIE_VSS21	VSS58	AC10
AF28	PCIE_VSS22	VSS59	Y6
W27	PCIE_VSS23	VSS60	U6
V28	PCIE_VSS24	VSS61	E5
AC29	PCIE_VSS25	VSS62	A11
AD29	PCIE_VSS26	VSS63	U8
W27	PCIE_VSS27	VSS64	U9
V28	PCIE_VSS28	VSS65	U10
AJ2	PCIE_VSS29	VSS66	A28
AK29	PCIE_VSS30	VSS67	V6
P26	PCIE_VSS31	VSS68	V6
P29	PCIE_VSS32	VSS69	AD14
R23	PCIE_VSS33	VSS70	AD13
T28	PCIE_VSS34	VSS71	D11
U29	PCIE_VSS35	VSS72	K12
W29	PCIE_VSS36	VSS73	K12
Y29	PCIE_VSS37	VSS74	E13
AA29	PCIE_VSS38	VSS75	A13
AB29	PCIE_VSS39	VSS76	E13
AD29	PCIE_VSS40	VSS77	F15
AE29	PCIE_VSS41	VSS78	F15
AF29	PCIE_VSS42	VSS79	K16
AG29	PCIE_VSS43	VSS80	J21
AJ29	PCIE_VSS44	VSS81	H16
AK29	PCIE_VSS45	VSS82	H16
AL29	PCIE_VSS46	VSS83	V17
AM29	PCIE_VSS47	VSS84	C4
AN29	PCIE_VSS48	VSS85	C4
AP29	PCIE_VSS49	VSS86	U14
AR29	PCIE_VSS50	VSS87	U14
AS29	PCIE_VSS51	VSS88	E16
AT29	PCIE_VSS52	VSS89	E16
AV29	PCIE_VSS53	VSS90	G13
AW29	PCIE_VSS54	VSS91	G17
AX29	PCIE_VSS55	VSS92	P16
AY29	PCIE_VSS56	VSS93	R16
AZ29	PCIE_VSS57	VSS94	R14
BA29	PCIE_VSS58	VSS95	C18
BB29	PCIE_VSS59	VSS96	C18
BC29	PCIE_VSS60	VSS97	F16
BD29	PCIE_VSS61	VSS98	U18
BE29	PCIE_VSS62	VSS99	U18
BF29	PCIE_VSS63	VSS100	AE16
BG29	PCIE_VSS64	VSS101	AE17
BH29	PCIE_VSS65	VSS102	A19
BI29	PCIE_VSS66	VSS103	B42
BJ29	PCIE_VSS67	VSS104	F19
BK29	PCIE_VSS68	VSS105	G19
BL29	PCIE_VSS69	VSS106	V7
BM29	PCIE_VSS70	VSS107	N6
BN29	PCIE_VSS71	VSS108	T19
BO29	PCIE_VSS72	VSS109	G21
BP29	PCIE_VSS73	VSS110	C21
BQ29	PCIE_VSS74	VSS111	E21
BR29	PCIE_VSS75	VSS112	AE14
BS29	PCIE_VSS76	VSS113	AK16
BT29	PCIE_VSS77	VSS114	U5
BU29	PCIE_VSS78	VSS115	F5
BV29	PCIE_VSS79	VSS116	F22
BW29	PCIE_VSS80	VSS117	F18
BX29	PCIE_VSS81	VSS118	K30
BY29	PCIE_VSS82	VSS119	M24
W29	PCIE_PVSS	VSS120	E24
B1	VSS1	VSS121	M24
H1	VSS2	VSS122	A25
F1	VSS3	VSS123	D30
U1	VSS4	VSS124	E25
Y1	VSS5	VSS125	G25
AD7	VSS6	VSS126	G20
AE8	VSS7	VSS127	G22
AF8	VSS8	VSS128	E28
AG8	VSS9	VSS129	E28
AH1	VSS10	VSS130	H21
A2	VSS11	VSS131	G27
AD10	VSS12	VSS132	E32
E8	VSS13	VSS133	H28
H6	VSS14	VSS134	A30
K10	VSS15	VSS135	K17
M8	VSS16	VSS136	K27
T10	VSS17	VSS137	M22
E12	VSS18	VSS138	A22
AC9	VSS19	VSS139	E19
AF14	VSS20	VSS140	G20
AD8	VSS21	VSS141	H20
AC	VSS22	VSS142	G24
F10	VSS23	VSS143	M28
J3	VSS24	VSS144	I28
M6	VSS25	VSS145	I16
MR	VSS26	VSS146	F30
PE	VSS27	VSS147	L28
AA4	VSS28	VSS148	A31
AG11	VSS29	VSS149	B32
V3	VSS30	VSS150	E30
AG16	VSS31	VSS151	AE15
R3	VSS32	VSS152	AG23
OC	VSS33	VSS153	A29
CA	VSS34	VSS154	AF16
FE	VSS35	VSS155	AH10
H7	VSS36	VSS156	AD15
AL	VSS37	VSS157	AH16
		VSS158	AH16
		VSS159	K23

PCI-Express GND

CORE GND















PCIEB_RXP0	C1201	1	2	0.1UF	1	2	PCIEG_TXP15
PCIEB_RXN0	C1202	1	2	0.1UF	1	2	PCIEG_TXN15
PCIEB_RXP1	C1203	1	2	0.1UF	1	2	PCIEG_TXP14
PCIEB_RXN1	C1204	1	2	0.1UF	1	2	PCIEG_TXN14
PCIEB_RXP2	C1205	1	2	0.1UF	1	2	PCIEG_TXP13
PCIEB_RXN2	C1206	1	2	0.1UF	1	2	PCIEG_TXN13
PCIEB_RXP3	C1207	1	2	0.1UF	1	2	PCIEG_TXP12
PCIEB_RXN3	C1208	1	2	0.1UF	1	2	PCIEG_TXN12
PCIEB_RXP4	C1209	1	2	0.1UF	1	2	PCIEG_TXP11
PCIEB_RXN4	C1210	1	2	0.1UF	1	2	PCIEG_TXN11
PCIEB_RXP5	C1211	1	2	0.1UF	1	2	PCIEG_TXP10
PCIEB_RXN5	C1212	1	2	0.1UF	1	2	PCIEG_TXN10
PCIEB_RXP6	C1213	1	2	0.1UF	1	2	PCIEG_TXP9
PCIEB_RXN6	C1214	1	2	0.1UF	1	2	PCIEG_TXN9
PCIEB_RXP7	C1215	1	2	0.1UF	1	2	PCIEG_TXP8
PCIEB_RXN7	C1216	1	2	0.1UF	1	2	PCIEG_TXN8
PCIEB_RXP8	C1217	1	2	0.1UF	1	2	PCIEG_TXP7
PCIEB_RXN8	C1218	1	2	0.1UF	1	2	PCIEG_TXN7
PCIEB_RXP9	C1219	1	2	0.1UF	1	2	PCIEG_TXP6
PCIEB_RXN9	C1220	1	2	0.1UF	1	2	PCIEG_TXN6
PCIEB_RXP10	C1221	1	2	0.1UF	1	2	PCIEG_TXP5
PCIEB_RXN10	C1222	1	2	0.1UF	1	2	PCIEG_TXN5
PCIEB_RXP11	C1223	1	2	0.1UF	1	2	PCIEG_TXP4
PCIEB_RXN11	C1224	1	2	0.1UF	1	2	PCIEG_TXN4
PCIEB_RXP12	C1225	1	2	0.1UF	1	2	PCIEG_TXP3
PCIEB_RXN12	C1226	1	2	0.1UF	1	2	PCIEG_TXN3
PCIEB_RXP13	C1227	1	2	0.1UF	1	2	PCIEG_TXP2
PCIEB_RXN13	C1228	1	2	0.1UF	1	2	PCIEG_TXN2
PCIEB_RXP14	C1229	1	2	0.1UF	1	2	PCIEG_TXP1
PCIEB_RXN14	C1230	1	2	0.1UF	1	2	PCIEG_TXN1
PCIEB_RXP15	C1231	1	2	0.1UF	1	2	PCIEG_TXN0
PCIEB_RXN15	C1232	1	2	0.1UF	1	2	PCIEG_TXN0





For EMI requirement, Place the CAPs on the moat of +VGA_VCORE and other power planes

ASUS Title: ATI_M56P_PCI-E(1)
 ASUSTek COMPUTER INC Engineer: Charles Lee
 Size: Project Name
 C A6J
 Date: Tuesday, November 22, 2005 Sheet 12 of 63







MEMORY CHANNEL A




MEMORY CHANNEL B



HAD SWAPED












ASUS Title: ATI_M56P_Memory(3)
ASUSTek COMPUTER, INC Engineer: Charles Lee
Size: Custom Project Name: A6J
Date: Tuesday, November 22, 2005 Sheet 14 of 63



- 14 GMAB[15..0]
- 14 QSB[7..0]
- 14 QSB#[7..0]
- 14 DQMB#[7..0]

MDB[31..0] 14


MDB[63..32] 14




DDR2/16*16/1.8V/2.5/Inferion: 03G151236011
 DDR2/16*16/1.8V/2.5/Hynix: 03G151236210

ASUS
 ASUSTek COMPUTER INC
 Title: ATL_M56P_VRAM_B(6)
 Engineer: Charles Lee
 Size: Custom
 Project Name: A6J
 Date: Tuesday, November 22, 2005
 Sheet 17 of 63
 Rev 2.0

LCD Power




LCD LVDS Interface



Cable Requirement:
Impedance: 100 ohm +/- 10%
Length Mismatch <= 10 mils
Twisted Pair(Not Ribbon)
Maximum Length <= 16"

INVERTER Interface

BIOS
BACK_OFF#: When user
pushs "Fn+F7" button,
BIOS activate this pin to
turn off back light.




BIOS
INV_DA: KBC
output D/A signal
(adjust voltage
level) to adjust
Back light.







A6J doesn't support USB
WLAN function!

USB PORT 6 for USB CAMERA




<Variant Name>	
ASUS	
Title : LVDS & INVERTER	
Engineer: Charles Lee	
Size	Project Name
Custom	A6J
Date: Tuesday, November 22, 2005	Sheet 18 of 63
Rev 2.0	



SO-DIMM 0 is placed farther from the GMCH than SO-DIMM 1

SMBus Slave Address:A0H








<Variant Name>

ASUS Title : DDR2 SO-DIMM_0



<OrgName> Engineer: Charles Lee



Size	Project Name	Rev
Custom	A6J	2.0

Date: Tuesday, November 22, 2005 Sheet 20 of 63




Layout note: Place one cap close to every 2 pullup resistors terminated to +0.9V











	Enable internal LDO For +1.05VSUS	Disable internal LDO for +1.05VSUS
R2305	Mount	DNI
R2306	DNI	Mount



Register D30:F1:40h
bit 0:AZ/AC97#
0 -> AC97 (Default)
1 -> Azalia












BT_LED_EN# → BT_LED_EN# 44





Reference ICH7 EDS page 69:LAN_RST# should be tied to RSMRST#

Note: GPIO25 CAN NOT BE LOW for 35us after RSMRST on BOOT (DMI AC coupling mode strap)





PCB_VID3 : PROJECT CODE
PCB_VID 0 1 2
MB V1.0 0 0 0



<Variant Name>

		Title : MICROPHONE	
ASUSTek COMPUTER INC		Engineer: Marco Chen	
Size	Project Name		Rev
Custom	A6J		Z.0
Date:	Tuesday, November 22, 2005	Sheet	29 of 63





0.1uF are for RTL8111B VDD1 pins - 15, 21, 32, 33, 38, 41, 43, 49, 52 and 58.

0.1uF are for AVDDL pins - 5, 8, 11 and 14




Caps are for VDD1A pins

0.1uF are for AVDDH pins - 2 and 59.

<Variant Name>

		Title : LAN_RTL8111B	
ASUSTek COMPUTER INC		Engineer: Marco Chen	
Size	Project Name	Rev	
Custom	A6J	2.0	
Date: Tuesday, November 22, 2005	Sheet	31	of 63



LAN PORT




FOR EMI

L_TRLM2	1	00hm	2	RN3201A	L_TRLM2
L_TRLP2	3	00hm	4	RN3201B	L_TRLP2
L_TRLM0	5	00hm	6	RN3201C	L_TRLM0
L_TRLP0	7	00hm	8	RN3201D	L_TRLP0
L_TRLM1	1	00hm	2	RN3203A	L_TRLM1
L_TRLM3	3	00hm	4	RN3203B	L_TRLM3
L_TRLP1	5	00hm	6	RN3203C	L_TRLP1
L_TRLP3	7	00hm	8	RN3203D	L_TRLP3






MDC



<Variant Name>











HDD_CSEL : Pull-Down HDD as Master






PATA HDD


CD-ROM







THERMAL PROTECTION











CINT#/IREQ#	TPC28T_1	T3701
CSERR#/WAIT#	TPC28T_1	T3702
CREQ#/INPACK#	TPC28T_1	T3703
CAUDIO/SPKR_IN#/BVD2	TPC28T_1	T3704
CSTOP#/A20	TPC28T_1	T3705
CDEVSEL#/A21	TPC28T_1	T3706
CTRDY#/A22	TPC28T_1	T3707
CIRDY#/A15	TPC28T_1	T3708
CSTSCHG#/STSCHG#/BVD1	TPC28T_1	T3709
CBLOCK#/A13	TPC28T_1	T3710
CPERR#/A14	TPC28T_1	T3711
CCLKRUN#/IOIS16#	TPC28T_1	T3712


36 AD19/A25	56 A25	VCC1	17
36 AD17/A24	55 A24	VCC2	51
36 CFRAME#/A23	54 A23	VCC3	52
36 CTRDY#/A22	53 A22	VPP1	18
36 CDEVSEL#/A21	52 A21	VPP2	52
36 CSTOP#/A20	51 A20		
36 CBLOCK#/A19	48 A19		
36 RFU/A18	47 A18		
36 AD16/A17	46 A16		
36 CCLK/A16	45 A15		
36 CIRDY#/A15	20 A15		
36 CPERR#/A14	14 A14		
36 CPAR/A13	13 A13		
36 CBE2#/A12	21 A12		
36 AD12/A11	10 A11		
36 AD9/A10	8 A10		
36 AD14/A9	11 A9		
36 CBE1#/A8	22 A8		
36 AD18/A7	12 A7		
36 AD20/A6	23 A6		
36 AD21/A5	24 A5		
36 AD22/A4	26 A4		
36 AD23/A3	27 A3		
36 AD24/A2	27 A2		
36 AD25/A1	28 A1		
36 AD26/A0	29 A0		
36 AD8/D15	40 D15		
36 RFU/D14	12 D14		
36 AD6/D13	39 D13		
36 AD4/D12	37 D12		
36 AD2/D11	36 D11		
36 AD31/D10	66 D10		
36 AD30/D9	65 D9		
36 AD28/D8	64 D8		
36 AD7/D7	6 D7		
36 AD5/D6	5 D6		
36 AD3/D5	4 D5		
36 AD1/D4	3 D4		
36 AD0/D3	2 D3		
36 RFU/D2	32 D2		
36 AD29/D1	31 D1		
36 AD27/D0	30 D0		
36 AD13/IORD#	44 IORD#		
36 AD15/IOWR#	45 IOWR#		
36 AD11/OE#	15 OE#		
36 CGNT#/WE#	42 WE#		
36 AD10/CE2#	7 CE2#		
36 CBEO#/CE1#	61 CE1#		
36 CBE3#/REG#	58 REG#		
36 CRST#/RESET	59 RESET		
36 CSERR#/WAIT#	33 WAIT#		
36 CCLKRUN#/IOIS16#	16 WP#		
36 CINT#/IREQ#	16 READY		
36 CAUDIO/SPKR_IN#/BVD2	62 BVD2		
36 CSTSCHG#/STSCHG#/BVD1	63 BVD1		
36 CVS2	57 VS2#		
36 CVS1	53 VS1#		
36 CCD2#	67 CD2#		
36 CCD1#	66 CD1#		
36 CREQ#/INPACK#	36 INPACK#		
	68 GND1		
	34 GND2		
	35 GND3		
	68 GND4		
	87 P_GND1		
	88 P_GND2		
	89 P_GND3		
	90 P_GND4		
	85 NP_NC1		
	86 NP_NC2		
	69 GND_POWER1		
	71 GND_POWER2		
	72 GND_POWER3		
	73 GND_POWER4		
	74 GND_POWER6		
	75 GND_POWER7		
	76 GND_POWER7		
	77 GND_POWER8		
	78 GND_POWER10		
	79 GND_POWER11		
	80 GND_POWER12		
	81 GND_POWER13		
	82 GND_POWER14		
	83 GND_POWER15		
	84 GND_POWER16		

CCD1#	CCD2#	16bit
L	L	32bit
OTHER		







Co-layout L4008 with RN4001



Co-layout L4003 with RN4002






Co-layout L4005 with RN4003



Co-layout L4007 with RN4004



4P2R array resistor
co-layout with common choke




<Variant Name>

ASUS		Title : USB CONN X 4	
ASUSTek COMPUTER INC		Engineer: Marco Chen	
Size	Project Name		Rev
Custom	A6J		2.0
Date: Tuesday, November 22, 2005		Sheet 40	of 63


BT ON/OFF Control








Bluetooth Module



ASUS		Title : Blue Tooth	
ASUSTek COMPUTER INC		Engineer: Marco Chen	
Size	Project Name		Rev
Custom	A6J		2.0
Date: Tuesday, November 22, 2005		Sheet	41 of 63

























<Variant Name>

ASUS		Title : TPM
ASUSTek COMPUTER INC		Engineer: Marco Chen
Size	Project Name	Rev
Custom	A6J	2.0
Date: Tuesday, November 22, 2005	Sheet 44	of 63

Adaptor IN Circuit



BATTERY IN CIRCUIT



<Variant Name>


ASUS		Title : Power Connector	
ASUSTek COMPUTER INC		Engineer: Marco Chen	
Size	Project Name	Rev	2.0
Custom	A6J	Date: Tuesday, November 22, 2005	Sheet 45 of 63

Host	SM-Bus Device	SM-Bus Address	Device
ICH7-M	Clock Generator	1101001x (D2)	ICS954310
ICH7-M	SO-DIMM 0	1010000x (A0)	DDR SOCKET1
ICH7-M	SO-DIMM 1	1010001x (A4)	DDR SOCKET2
ICH7-M	Thermal Sensor	0101110x (5C)	ADT7463 (Optinal)

PCI Device	IDSEL#	REQ/GNT#	Interrupts
CARD READER	AD17	1	B
CARDBUS	AD17	1	C
1394	AD17	1	D

<Variant Name>

		Title : SYSTEM
ASUSTeK COMPUTER INC		Engineer: Marco Chen
Size Custom	Project Name A6J	Rev 2.0
Date: Tuesday, November 22, 2005		Sheet 46 of 63



GENERICD_C	+BBP
0	1.1V
1	1.5V

GENERICD_C	-BBN
0	GND
1	-0.5V

<Variant Name>

		Title : Back BIAS
ASUSTeK COMPUTER INC		Engineer: Marco Chen
Size	Project Name	Rev
Custom	A6J	2.0
Date: Tuesday, November 22, 2005	Sheet 47 of 63	

R1.0 -> R1.1

1. Page2: Add test points T215 and T216 for H_ADS# and H_CPURST#
2. Page4: Modify FAN solution from DA to PWM and change R-C delay timing.
 - A. Mount R416 and DNI R415
 - B. Change C404 to 1uF
3. Page4: Connect +3VS_FAN(R419*3.3K ohm and R420*2.2K ohm 分壓 from +V5S_FAN) to U401.3 because FAN_DA level is 3V and FAN_PWM# is open-drain, change pull-up to +3VS and U401.3 level shift from 5V to 3V
4. Page4: Add pull-down resistor R418*10M ohm to protect noise when power-on
5. Page5: Add (R579*33 ohm and C529*10pF) for TPM PCI 33MHz clock
6. Page5: Change R531 from 10 ohm to 22ohm to eliminate swing.
7. Page5: DNI R510 to disable ITP enable.
8. Page7: Delete R715 because it duplicate with R529.
9. Page9: Change L905 to P/N:09G012030000 and L905 to P/N:09G013120409 because +1.5VS_PCIE consume about 1.3A and +1.5VS_3GPLL consume 200mA only.
10. Page13: VGA_GPIOS add pull-up 10K ohm to +3VS for ATI recommendation.
11. Page13: DNI R1320 and mount R1321 to change back light enable from DC level to PWM and meet VBIOS support.
12. Page13: Add R1343*0 ohm for reserving bead to ground.
13. Page15: Change L1504.2 to connect from +VGA_VCORE to +1.2VSP for ATI recommendation.
14. Page15: Change bead L1506 from 1200ohm/100Mhz to 300ohm/100Mhz type.
15. Page19: Add bead L1913 between TV_GND and GND.
16. Page23: Change High Definition damping resistors*R2312, R2314, R2316, R2318, R2320, R2322, R2324, R2325 from 22 ohm to 39 ohm for reducing reflection.
17. Page29: Add Line-in solution, please comment Black 2.
18. Page31, 32: Change LAN chip from Marvell 88E8053 to Realtek RTL8111B.
19. Page34: Add Q3401 and R3414 to replace U3402B.
20. Page34,35: Modify reset circuits to meet Intel specification, please comment Black 3.
21. Page35,43 : DNI R4312 and change R3509 from 4.7M ohm to 2.2 M ohm to short SWDJ_EN# detected to 2seconds for BIOS requirement and add INIT# solution(please comment Block 7).
22. Page37: Change R3706 from 10K ohm to 100K ohm to enlarge R-C delay time.
23. Page39: Reserve R3905 to PLT_RSTNS# Wire-Or with PLT_RST#_BUF.
24. Page41: Short CON4101.1 and CON4101.2 and delete R4105, R4104, and C4103 because no timing issue between power and enable signal.
25. Page42: Delete D4201 and DNI R4202 because no power loss issue exist.
26. Page43: Modify S4 stretch circuits, please comment Block 4.
27. Page44: Add TPM connector.
28. Page45: Add C4508, C4509, R4506 and R4507 for EMI requirement.
29. Page42: Change CON4202.1 and CON4202.3 power from +3VSUS to +3V.
30. Page18: Change L1806.2 power from AC_BAT_SYS to AC_BAT_SYS_CPU for EMI requirement.
31. Page7: Change from VRM_PWRGD to ICH7_PWROK to enable MCH_PWROK for Intel requirement(Mount R721 and DNI R722).

32. Page23,34: Change thermal-trip solution.

- A. Mount R2315 and DNI R4507
- B. Remove the circuits.(please comment Block 5)
- C. Mount thermal protection circuits.(please comment Block 6)

33. Page5, 23, 37: Change capacitor values for TXC recommendations(C513,C514 from 33pF to 27pF, C2302, C2304 from 12pF to 22pF ,Change X3701 to 07G010S22450*30 ppm and C3725 and C3726 to 22pF).

34. Page15, 47: Add Back Bias circuits for ATI recommendations.

35. Page5, 23, 33: Add SATA circuits for OEM requirement.

36. Page12: Remove R1205 for ATI recommendations.

37. Page39: Reserve R-C to tune waveform quantity.(R3906,R3907,C3911,C3912)

38. Page41: Reserve R4104, R4105, R4106 to modify enable blue tooth solution.

R1.1 -> R2.0

1. Page4, 34: Add power limit solution and change thermal protection solution.

- A. Add R421*0 ohm and connect to H_PROCHOT_S#
- B. DNI R417*0 ohm
- C. Add R422*0 ohm and connect to OVERTEMP# that is wire-or with FORCE_OFF#.
- D. DNI OTP solution.

2. Page15: Add BBIAS_CNTL pull-down resistor R1508*10K ohm to GND.

3. Page19: Modify parts (D1912 and F1901).

4. Page24: Add 3 pcs decoupling CAPS(C2410, C2411, C2412) to short return path because PCI Bus(IN1) reference +1.8VS(Vcc).

5. Page25, 44: Add BT_LED solution to co-layout with Scroll Lock for Epson requirement.

6. Page27: Change R2704 from 0 ohm to 150 ohm.

7. Page27: Change R2707 from 47K ohm to 332K ohm.

8. Page27, 28: Add MUTE_POP# solution for Epson requirements. Please comment PR BLOCK 1.

9. Page30: Add LID switch solution.

- A. Change BAT_SEL# push-pull resistor from +3V to GND.
- B. DNI Q3002*2N7002.


10. Page31: Change LAN chip reset signal from PLT_RSTNS# to PCI_RST#. (Mount R3107 and DNI R3106).

11. Page35: Change KBCRSM solution to connect to PM_PWRBTN# directly, please comment PR BLOCK 2.

12. Page36: Change CARDBUS chip reset signal from PLT_RST#_BUF to PLT_RST#. (Mount R3618 and DNI R3617).


13. Page39: Add WLAN_LED# pull-high resistor R3908*100K ohm to solve LED was lighted when minicard was un-plug in.


<Variant Name>

		Title : History (1)
ASUSTek COMPUTER INC		Engineer: Marco Chen
Size Custom	Project Name A6J	Rev 2.0
Date: Tuesday, November 22, 2005		Sheet 48 of 63

- 14. Page40: Remove L4003, L4005, L4007, L4008 for EMI requirement.
- 15. Page43: Mount R4301*100K ohm to avoid PWR_SW# is floating.
- 16. Page43: Mount R4327*10K ohm to fix DJ_LED light soon issue when power on.

<Variant Name>

		Title : History(2)	
<OrgName>		Engineer: Marco Chen	
Size	Project Name	Rev	
Custom	A6J	2.0	
Date: Tuesday, November 22, 2005		Sheet	49 of 63



C5028 & C5029 for transient response




Close to Phase 1 Inductor

R5049 for load line

Close to Pin 18




<Variant Name>


ASUS		Title : POWER_VCORE
<OrigName>		Engineer: Charlse/Mia
Size	Project Name	Rev
Custom	A6J	2.0
Date:	Tuesday, November 22, 2005	Sheet 50 of 63



<Variant Name>

		Title : POWER_SYSTEM	
<OrigName>		Engineer: Charlse/Mia	
Size	Project Name		Rev
Custom	A6J		2.0
Date: Tuesday, November 22, 2005		Sheet 51	of 63






<Variant Name>

ASUS		Title : +VGA_CORE
<OrgName>	Engineer:	Charlse/Mia
Size	Project Name	Rev
Custom	A6J	2.0
Date: Tuesday, November 22, 2005	Sheet	55 of 63

+1.2VSP



<Variant Name>

		Title : POWER_VGA_+1.2VSP	
<OrgName>		Engineer: Charlse/Mia	
Size	Project Name		Rev
Custom	A6JC		2.0
Date: Tuesday, November 22, 2005		Sheet	56 of 63


TOTAL POWER=65W
-->3.42A

BATSEL_2P# = "H" (1P)			
BAT capacity	R5712	VICTL(V)	ICHG(A)
2000mAh	41.2K	1.8976	1.39
2200mAh	52.3K	2.0989	1.537
2400mAh	66.5K	2.2918	1.679
2600mAh	86.6K	2.4871	1.822


Charge Current Ichg =
[0.075V/Rsense(CHG)]/[VCLS/4.096V]
Rsense(CHG)=0.025 ohm
VICTL=3.4632V => Ichg = 2.53A

Adaptor error circuit for 4S battery





Vch = 17.5V (MAX. 17.8V & MIN. 17.2V)




Power Limit Circuit




PRE_CHARGE CIRCUIT Pre-charge voltage 12.6V




BATTERY IN DETECT



ADAPTER IN DETECT




+5VLCM, +5VCHG & +2.5VREF




<Variant Name>

		Title : POWER_DETECT	
<OrgName>		Engineer: Charlse/Mia	
Size	Project Name	Rev	
Custom	A6J	2.0	
Date: Tuesday, November 22, 2005	Sheet	59	of 63

BATTERY A/D_SD# (OVP)





POWER GOOD DETECTOR




<Variant Name>

ASUS		Title : POWER_PROTECT	
<OrgName>		Engineer: Charlse/Mia	
Size	Project Name	Rev	
Custom	A6J	2.0	
Date: Tuesday, November 22, 2005	Sheet	60	of 63



SUSC#_PWR POWER



SUSB#_PWR POWER




Placement near to Q6108



<Variant Name>

ASUS		Title : POWER_LOAD SWITCH	
<OrgName>		Engineer: Charlse/Mia	
Size	Project Name	Rev	
Custom	A6J	2.0	
Date:	Tuesday, November 22, 2005	Sheet	61 of 63





FOR POWER TEST

