



# K42Jv SCHEMATIC Revision 2.0

- Power
- VCORE
- System
- 1.5VS & 1.05VS
- DDR & VTT
- +2.5VS
- Charger
- Detect
- Load Switch
- Power Protect

PAGE	Content
1	Block Diagram
2	System Setting
3	CPU(1)_DMI, PEG, FDI, CLK, MISC
4	CPU(2)_DDR3
5	CPU(3)_CFG, RSVD, GND
6	CPU(4)_PWR
7	CPU(5)_XDP
16	DDR3 SO-DIMM_0
17	DDR3 SO-DIMM_1
18	DDR3 CA_DQ VOLTAGE
19	VID controller
20	PCH_IBEX(1) SATA, IHDA, RTC, LPC
21	PCH_IBEX(2)_PCIE, CLK, SMB, PEG
22	PCH_IBEX(3)_FDI, DMI, SYS PWR
23	PCH_IBEX(4)_DP, LVDS, CRT
24	PCH_IBEX(5)_PCI, NVRAM, USB
25	PCH_IBEX(6) CPU, GPIO, MISC
26	PCH_IBEX(7)_POWER, GND
27	PCH_IBEX(8)_POWER, GND
28	PCH_SPI ROM, OTH
29	CLK_IC93LV3162
30	EC_IT8512(1/2)
31	EC_IT8512(2/2)KB, TP
32	RST_Reset Circuit
33	JMC251
34	LAN_RJ45
36	CODEC-ALC269
37	AUD_Amp & Jack
38	AUD_FM2010
40	CB_R5C833
41	CB_R5C833
42	CB_4in1 CardReader
43	CB_NewCard
44	BUG_Debug
45	CRT_LCD Panel
46	CRT_D-Sub
47	Display Port
48	TV_HDMI
50	FAN_Fan & Sensor
51	XDD_HDD & ODD
52	USB_USB Port *2
53	MINICARD(WLAN)
56	LED_Indicator
57	DSG_Discharge
60	DC_DC & BAT Conn.
61	BT_Bluetooth
64	TUN_TV Tuner
65	ME_Conn & Skew Hole
66	ESA_ESATA
67	PCH_XDP, ONFI
70	VGA_MXM
71	VGA_LVDS Switch
80	PW_VCORE (MAX17034)
81	PW_SYSTEM (MAX17020)
82	PW_I/O_VTT_CPU&+1.1VM
83	PW_I/O_DDR & VTT& +1.8VS
84	PW_I/O_3VM & ME+VM_PWEWG
86	PW+VGF_X_CORE (MAX17028)
88	PW_CHARGER (MAX17015)
90	PW_DETECT
91	PW_LOAD SWITCH
92	PW_PROTECT
93	PW_SIGNAL
94	PW_FLOWCHART

## BLOCK DIAGRAM



**PCH\_IBEX  
GPIO**

PCH_IBEX GPIO	Use As	Signal Name	Internal & External Pull-up/down	Power
GPIO 00	GPO	-	-	+3VS
GPIO 01	GPO	-	INT TBD	+3VS
GPIO [2:5]	Native	-	EXT PU	+5VS
GPIO 06	GPO	-	INT TBD	+3VS
GPIO 07	GPI	USB30_SMIB	EXT PU	+3VS
GPIO 08	GPI	EC_SMI#	EXT PU & INT PU	+3VSUS
GPIO 09	Native	OC5#	EXT PU	+3VSUS
GPIO 10	Native	OC6#	EXT PU	+3VSUS
GPIO 11	GPI	EC_SCI#	EXT PU	+3VSUS
GPIO 12	Native	-	EXT PU	+3VSUS
GPIO 13	GPO	-	-	+3VSUS
GPIO 14	Native	OC7#	EXT PU	+3VSUS
GPIO 15	GPO	-	INT PD	+3VSUS
GPIO 16	GPO	DGPU_HOLD_RST#	EXT PU	+3VS
GPIO 17	GPI	DGPU_PWRGD_PCH	EXT PD	+3VS
GPIO 18	Native	CLK_REQ1#	EXT PU	+3VS
GPIO 19	GPO	-	-	+3VS
GPIO 20	Native	CLKREQ2_WLAN#_R	EXT PD	+3VS
GPIO 21	GPO	-	-	+3VS
GPIO 22	GPO	WLAN_BT_LED	EXT PD	+3VS
GPIO 23	Native	LPC_DRQ#1	-	+3VS
GPIO 24	GPO	-	-	+3VSUS
GPIO 25	Native	CLK_REQ3#	EXT PU	+3VSUS
GPIO 26	Native	CLK_REQ4#(USB 3.0)	EXT PU	+3VSUS
GPIO 27	Native	PCH_VRM_EN	INT WEAK PU	+3VSUS
GPIO 28	GPO	WLAN_ON	-	+3VSUS
GPIO 29	GPO	-	-	+3VSUS
GPIO 30	Native	ME_SusPwrDnAck	EXT PU	+3VSUS
GPIO 31	Native	ME_AC_PRESENT	EXT PU	+3VSUS
GPIO 32	Native	PM_CLKRUN#	EXT PU	+3VS
GPIO 33	GPI	PCH_SPI_OV_RW	INT WEAK PU	+3VS
GPIO 34	Native	STP_PCI#	EXT PU	+3VS
GPIO 35	Native	SATACLKREQ#	EXT PD	+3VS
GPIO 36	GPO	DGPU_PWR_EN#	EXT PU	+3VS
GPIO 37	GPI	DGPU_PRSN#	EXT PD	+3VS
GPIO 38	GPI	PCB_ID0	EXT PD	+3VS
GPIO 39	GPI	PCB_ID1	EXT PD	+3VS
GPIO 40	Native	USB_OC2#	EXT PU	+3VSUS
GPIO 41	Native	OC2#	EXT PU (Not used)	+3VSUS
GPIO 42	Native	OC3#	EXT PU (Not used)	+3VSUS
GPIO 43	Native	OC4#	EXT PU (Not used)	+3VSUS
GPIO 44	Native	CLK_REQ5#	EXT PU (Not used)	+3VSUS
GPIO 45	Native	CLK_REQ6#	EXT PU (Not used)	+3VSUS
GPIO 46	Native	CLK_REQ7#	EXT PU (Not used)	+3VSUS
GPIO 47	Native	PECLK_REQ#	EXT PU	+3VSUS
GPIO 48	GPO	-	EXT PU	+3VS
GPIO 49	GPO	PCH_TEMP_EN	EXT PU	+3VS
GPIO 50	Native	PCI_REQ1#	EXT PU (Not used)	+5VS
GPIO 51	Native	PCI_GNT1#	INT PU	+3VS
GPIO 52	GPO	DGPU_SELECT#	EXT PU	+5VS
GPIO 53	GPO	PCI_GNT2#	INT PU	+3VS
GPIO 54	GPO	-	-	+5VS
GPIO 55	Native	PCI_GNT3#	INT PU	+3VS
GPIO 56	Native	CLKREQ2_GLAN#_R	EXT PD	+3VSUS
GPIO 57	GPO	BT_ON	EXT PU (DIODE)	+3VSUS
GPIO 58	Native	SML1_CLK	EXT PU	+3VSUS
GPIO 59	Native	USB_OC01#	EXT PU	+3VSUS
GPIO 60	GPO	-	-	+3VSUS
GPIO 61	Native	PM_SUS_STAT#	-	+3VSUS
GPIO 62	Native	SUS_CLK	-	+3VSUS
GPIO 63	Native	PM_SLP_S5#	-	+3VSUS
GPIO 64	Native	CLK_OUT0	INT TBD	+3VS
GPIO 65	Native	CLK_OUT1	INT TBD	+3VS
GPIO 66	Native	EDID_SELECT#	INT TBD	+3VS
GPIO 67	Native	CLK_OUT3	INT TBD	+3VS
GPIO 72	GPO	PM_BATLOW#	EXT PU (Not used)	+3VSUS
GPIO 73	Native	CLK_REQ0#	EXT PU (Not used)	+3VSUS
GPIO 74	GPO	-	EXT PU (Not used)	+3VSUS
GPIO 75	Native	SML1_DATA	EXT PU	+3VSUS

**EC  
IT8570**

EC GPIO	Use As	Signal Name
GPA0	0	PWR_LED#
GPA1	0	CHG_LED#
GPA2	0	CHG_FULL_LED#
GPA3	-	-
GPA4	0	LCD_BL_PWM
GPA5	0	FAN0_PWM
GPA6	-	-
GPA7	-	-
GPB0	0	BATSEL_0
GPB1	0	BATSEL_1
GPB2	0	ME_AC_PRESENT
GPB3	IO	SMB0_CLK
GPB4	IO	SMB0_DAT
GPB5	0	A20GATE
GPB6	0	KB_RST#
GPB7	0	PM_RSMRST#
GPC0	0	CLK_UC
GPC1	IO	SMB1_CLK
GPC2	IO	SMB1_DAT
GPC3	0	PM_PWRBTN#
GPC4	I	AC_IN_OC#
GPC5	0	OP_SD#
GPC6	I	BAT1_IN_OC#
GPC7	-	-
GPD0	-	-
GPD1	I	PM_SUSC#
GPD2	I	BUF_PLT_RST#
GPD3	0	EC_SCI#
GPD4	0	EC_SMI#
GPD5	0	LCD_BACKOFF#
GPD6	I	FAN0_TACH
GPD7	I	HDMI_HPD
GPE0	-	-
GPE1	-	-
GPE2	-	-
GPE3	-	-
GPE4	I	PWR_SW#
GPE5	-	-
GPE6	I	LID_SW#
GPE7	-	-
GPFO	-	-
GPF1	0	VSUS_ON
GPF2	0	VTT_DRAM_PWR_SEL1
GPF3	0	VTT_DRAM_PWR_SEL2
GPF4	IO	TP_CLK
GPF5	IO	TP_DAT
GPF6	0	THRO_CPU
GPF7	0	PCH_SPI_OV
GPFO	I	ME_SusPwrDnAck_EC
GPB1	I	PM_SUSB#
GPB2	-	-
GPB6	-	-
GPB0	IO	PM_CLKRUN#
GPB1	0	VGA_DEEPIPLE (TBD)
GPB2	0	CHG_EN
GPB3	0	SUSC_EC#
GPB4	0	SUSB_EC#
GPB5	-	-
GPB6	0	CAP_LED#
GPB0	I	GPU_ALERT#
GPB1	I	SUS_PWRGD
GPB2	I	ALL_SYSTEM_PWRGD
GPB3	I	VRM_PWRGD
GPB4	I	PCH_TEMP_ENABLE
GPB5	I	CPU_VCORE_I_SEN
GPB6	I	DGPU_VCORE_I_SEN
GPB7	-	-
GPB0	0	CPU_VRON
GPB1	0	PM_PWROK
GPB2	0	VSET_EC
GPB3	0	ISET_EC
GPB4	0	VDA_EC(AOBE_STP1)
GPB5	0	GPIO_EC2

**SM\_BUS ADDRESS :**

PCH Master	
SM-Bus Device	SM-Bus Address
Clock Generator(ICS9LV53162)	1101001x ( D2 )
SO-DIMM 0	1010000x ( A0 )
SO-DIMM 1	1010001x ( A4 )
WiFi/WiMax	N/A
EC Master (SMB1)	
SM-Bus Device	SM-Bus Address
VGA Thermal IC(G781-1)	1001101x ( 9A )






PCIE 1	PCIE 2	PCIE 3	PCIE 4	PCIE 5	PCIE 6	PCIE 7	PCIE 8
	Minicard WLAN		USB 3.0		GLAN		


USB 0	USB Port (1)
USB 1	USB Port (2)
USB 2	USB Port (3)
USB 3	
USB 4	
USB 5	
USB 6	
USB 7	
USB 8	WLAN
USB 9	CMOS Camera
USB 10	
USB 11	
USB 12	Bluetooth
USB 13	

SATA 0	SATA HDD (1)
SATA1	SATA ODD


**ASUS** Title : System Setting  
 ASUSTek COMPUTER INC. N/A Engineer: JAY TSAI  
 Size C Project Name K42Jv Rev 1.01  
 Date: Thursday, February 11, 2010 Sheet 2 of 96

<http://laptop-motherboard.schematic.blogspot.com/>








DDR SYSTEM MEMORY A



DDR SYSTEM MEMORY B



**ASUS** Title : CPU(2)\_DDR3  
 ASUSTeK COMPUTER INC. NBI Engineer: JAY TSAI  
 Size Project Name K42Jv Rev 1.01  
 C Date: Thursday, February 11, 2010 Sheet 4 of 95



**CFG strapping information:**


**CFG[1:0]: PCI Express Port Bifurcation(Clarksfield Only)**  
 - 11 = 1 x 16 PEG (Default)  
 - 10 = 2 x 8 PEG

**CFG[3]: PCIe Static Numbering Lane Reversal(Arrandale Only)**  
 - 1: Normal Operation (Default)  
 - 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...

**CFG[4]: Embedded DisplayPort Detection(Arrandale Only)**  
 - 1: Disabled - No Physical Display Port attached to Embedded DisplayPort  
 - 0: Enabled - An external Display Port device is connected to the Embedded Display Port

**CFG[7]: Fixed for PCI Express 2.0 I/O specifications(Clarksfield)**  
 Clarksfield (only for early samples pre-F31) Connected to GND with 3.01K Ohm/5% resistor for a common motherboard design (for AUB and CFD), the pull-down resistor should be used. Does not impact Arrandale functionality.  
 Unmount if Intel has fixed this issue.

Note: (Auburndale)Hardware Straps are sampled on the asserting edge of VCCPWRGOOD\_0 and VCCPWRGOOD\_1 and latched inside the processor.  
 Note: (Clarksfield)Hardware Straps are sampled after RSTIN# de-assertion.



**CFG strapping information:**

For Arrandale

**CFG[2:0]:** - Reserved configuration pins. Test points may be placed on these pins on a common motherboard design.

**CFG[3]:** - PCI Express\* Static Lane Numbering Reversal. Lane Reversal will be applied across all 16 Lanes.

- 1: No lane reversal
- 0: Reversal

**CFG[4]:** - Embedded DisplayPort Detection: This is used to detect the presence of a device on the Embedded DisplayPort.

**CFG[17:5]:** - Reserved configuration pins.

**Note:** Hardware straps are sampled on the asserting edge of VCCPWRGOOD\_0 and VCCPWRGOOD\_1 and latched inside the processor.

For Clarksfield

**CFG[1:0]:** - PCI Express\* Port Bifurcation:

- 11 = 1 x16 PEG
- 10 = 2 x8 PEG

**CFG[2]:** - Reserved Configuration pin.

**CFG[3]:** - Reserved (Used by Arrandale Pprocessors for PCI Express\* Static Lane Numbering Reversal)


**CFG[11:4]:** - Reserved configuration pins.

**CFG[12]:** - N/A on Clarksfield processors.

**CFG[17:13]:** - Reserved configuration pins.

**Note:** Hardware straps are sampled after RSTIN# de-assertion.

**Main Board**




### Processor Decoupling

Decoupling guide from Intel

Schematic R0.9:	Schematic Checklist R0.7:
VCCORE 22uF * 16pcs	VCCORE 22uF * 12pcs
10uF * 16pcs	10uF * 16pcs
470uF * 6pcs(2 no stuff).	470uF * 6pcs(2 no stuff).

CPU XDP connector



5

4

3

2

1

D

D

C

C

B

B


A

A


<http://laptop-motherboard-schematic.blogspot.com/>

		Title : NB_****	
ASUSTeK COMPUTER INC. NB1		Engineer:	
Size	Project Name	Rev	
Custom	K42Jv	1.01	
Date: Thursday, February 11, 2010		Sheet	8 of 96






		Title : NB ****	
ASUSTeK COMPUTER INC. NB1		Engineer:	
Size	Project Name	Rev	
Custom	K42Jv	1.01	
Date: Thursday, February 11, 2010		Sheet	9 of 96




		Title : NB ****	
ASUSTeK COMPUTER INC. NB1		Engineer:	
Size	Project Name	Rev	
Custom	K42Jv	1.01	
Date: Thursday, February 11, 2010		Sheet	10 of 96




<http://laptop-motherboard-schematic.blogspot.com/>

		Title : NB ****	
ASUSTeK COMPUTER INC. NB1		Engineer:	
Size	Project Name	Rev	
Custom	K42Jv	1.01	
Date: Thursday, February 11, 2010		Sheet	11 of 96




		<b>Title :</b> NB ****	
ASUSTeK COMPUTER INC. NB1		<b>Engineer:</b>	
Size	Project Name	Rev	
Custom	K42Jv	1.01	
Date: Thursday, February 11, 2010		Sheet	12 of 96



<http://laptop-motherboard-schematic.blogspot.com/>

		Title : NB ****	
ASUSTeK COMPUTER INC. NB1		Engineer:	
Size	Project Name	Rev	
Custom	K42Jv	1.01	
Date: Thursday, February 11, 2010		Sheet	13 of 96




Title :

ASUSTeK COMPUTER INC. NB6

Engineer:

Size	Project Name	Rev
A	K42Jv	1.01

<http://laptop-motherboard-schematic.blogspot.com/>




Title :

ASUSTeK COMPUTER INC. NB6


Engineer:

Size A	Project Name <b>K42Jv</b>	Rev 1.01
-----------	------------------------------	-------------

<http://laptop-motherboard-schematic.blogspot.com/>




REV 9.2mm



Layout Note: Place these caps near SO DIMMS





STD 5.2mm

<http://laptop-motherboard-schematic.blogspot.com/>



Table 2-28. Functional Strap Definitions (Sheet 1 of 5)

Signal	Usage	When Sampled	Comment
SPKR	No Reboot	Rising edge of PWROK	The signal has a weak internal pull-down. Note: the internal pull-down is disabled after PLTRST# de-asserts. If the signal is sampled high, this indicates that the system is strapped to the "No Reboot" mode (the PCH will disable the TCO Timer system reboot feature). The status of this strap is readable using the NO_REBOOT bit (Chipset Config Registers: Offset 3410h:bit 5).
INT3_3V#	Reserved	Rising edge of PWROK	This signal has a weak internal pull up. Note: the internal pull-up is disabled after PLTRST# de-asserts. <b>NOTE:</b> This signal should not be pulled low.
GNT[3]# / GPIO[55]	Top-Block Swap Override	Rising edge of PWROK	The signal has a weak internal pull-up. Note: the internal pull-up is disabled after PCIRST# de-asserts. If the signal is sampled low, this indicates that the system is strapped to the "topblock swap" mode (the PCH inverts A16 for all cycles targeting BIOS space). The status of this strap is readable using the Top Swap bit (Chipset Config Registers: Offset 3414h:bit 0). Note that software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
INTVRMEN	Integrated 1.05 V VRM Enable / Disable	Always	Integrated 1.05 V VRMs is enabled when high. <b>NOTE:</b> This signal should always be pulled high.

Table 2-28. Functional Strap Definitions (Sheet 2 of 5)

Signal	Usage	When Sampled	Comment
GNT1# / GPIO51	Boot BIOS Strap bit [1] BBS[1]	Rising edge of PWROK	This signal has a weak internal pull-up. Note that the internal pull-up is disabled after PCIRST# de-asserts. This field determines the destination of accesses to the BIOS memory range. Also, controllable using Boot BIOS Destination bit (Chipset Config Registers: Offset 3410h:bit 11). This strap is used in conjunction with Boot BIOS Destination Selection 0 strap. <b>Bit11 Bit 10 Boot BIOS Destination</b> 0 1 Reserved 1 0 PCI 1 1 SPI 0 0 LPC <b>NOTE:</b> If option 00 LPC is selected, BIOS may still be placed on LPC; however, all platforms with the PCH require SPI flash connected directly to the PCH SPI bus with a valid descriptor in order to boot. <b>NOTE:</b> Booting to PCI is intended for debug/testing only. Boot BIOS Destination Select to LPC/PCI by functional strap or using Boot BIOS Destination Bit will not affect SPI accesses initiated by Intel® Management Engine or Integrated GbE LAN.

Table 2-28. Functional Strap Definitions (Sheet 5 of 5)

Signal	Usage	When Sampled	Comment
SDVO_CTRLDA TA	Digital Display Port (Port B)	Rising Edge of PWROK	This signal has a weak internal pull-down. Note that the weak internal pull-down is disabled after PLTRST# de-asserts. Port B is enabled when sampled high. When sampled low Port B is Disabled.
DDPC_CTRLDA TA	Digital Display Port (Port C)	Rising Edge of PWROK	This signal has a weak internal pull-down. Note that the weak internal pull-down is disabled after PLTRST# de-asserts. Port C is enabled when sampled high. When sampled low Port C is Disabled.
DDPD_CTRLDA TA	Digital Display Port (Port D)	Rising Edge of PWROK	This signal has a weak internal pull-down. Note that the weak internal pull-down is disabled after PLTRST# de-asserts. Port D is enabled when sampled high. When sampled low Port D is Disabled.

Table 2-28. Functional Strap Definitions (Sheet 3 of 5)


Signal	Usage	When Sampled	Comment
GNT[0]#	Boot BIOS Strap bit [0] BBS[0]	Rising edge of PWROK	This Signal has a weak internal pull-up. Note that the internal pull-up is disabled after PCIRST# de-asserts. This field determines the destination of accesses to the BIOS memory range. Also, controllable using Boot BIOS Destination bit (Chipset Config Registers: Offset 3410h:bit 10). This strap is used in conjunction with Boot BIOS Destination Selection 1 strap. <b>Bit11 Bit 10 Boot BIOS Destination</b> 0 1 Reserved 1 0 PCI 1 1 SPI 0 0 LPC <b>NOTE:</b> If option 00 LPC is selected, BIOS may still be placed on LPC; however, all platforms with the PCH require SPI flash connected directly to the PCH's SPI bus with a valid descriptor in order to boot. <b>NOTE:</b> Booting to PCI is intended for debug/testing only. Boot BIOS Destination Select to LPC/PCI by functional strap or using Boot BIOS Destination Bit will not affect SPI accesses initiated by Management Engine or Integrated GbE LAN.
GNT2# / GPIO53	ESI Strap (Server Only)	Rising edge of PWROK	This Signal has a weak internal pull-up. Note that the internal pull-up is disabled after PCIRST# de-asserts. Tying this strap low configures DMI for ESI compatible operation. <b>NOTE:</b> ESI compatible mode is for server platforms only. This signal should not be pulled low for desktop and mobile.
NV_ALE	Reserved	Rising edge of PWROK	This signal has a weak internal pull down. <b>NOTE:</b> This signal should not be pulled high.

Table 2-28. Functional Strap Definitions (Sheet 4 of 5)

Signal	Usage	When Sampled	Comment
HDA_DOCK_EN# / GPIO[33]	Flash Descriptor Security Override/ ME Debug Mode	Rising edge of PWROK	Signal has a weak internal pull-up. If strap is sampled high, the security measures defined in the Flash Descriptor will be in effect (default). If sampled low, the Flash Descriptor Security will be overridden. This strap should only be asserted low using external pull down in manufacturing/ debug environments ONLY. <b>NOTE:</b> Asserting the GPIO33 low on the rising edge of PWROK will also halt Intel® Management Engine after chipset bringup and disable runtime Intel® Management Engine features. This is a debug mode and must not be asserted after manufacturing/debug.
SPI_MOSI	TPM Functionality Disable	Rising edge of MEPWROK	This signal has a weak internal pull-down resistor. This signal must be sampled low.
NV_CLE	DMI Termination Voltage	Rising edge of PWROK	This signal has a weak internal pull-down.
HDA_SDO	Reserved	Rising edge of RSMRST#	This signal has a weak internal pull down. <b>NOTE:</b> This signal should not be pulled high.
GPIO8	Reserved	Rising edge of RSMRST#	This signal has a weak internal pull up. Note that the weak internal pull-up is disabled after RSMRST# de-asserts. <b>NOTE:</b> This signal should not be pulled low.
GPIO27	Reserved	Rising edge of RSMRST# pin	This signal should be left as a No Connect.
HDA_SYNC	On-Die PLL Voltage Regulator Voltage Select	Rising edge of RSMRST# pin	This signal has a weak internal pull down. On-Die PLL VR is supplied by 1.5 V when sampled high; 1.8 V when sampled low.
GPIO15	Reserved	Rising edge of RSMRST# pin	Low = Intel® Management Engine Crypto Transport Layer Security (TLS) cipher suite with no confidentiality High = Intel® Management Engine Crypto TLS cipher suite with confidentiality This signal has a weak internal pull down. <b>NOTE:</b> A strong pull up may be needed for GPIO functionality.
L_DDC_DATA	LVDS	Rising Edge of PWROK	This signal has a weak internal pull-down. Note that the weak internal pull-down is disabled after PLTRST# de-asserts. LVDS is enabled when sampled high. When sampled low LVDS is Disabled.

Request by CSC for CMOS clear function




CMOS Settings		JRST2001		TPM Settings		JRST2002	
Clear CMOS	Shunt	Clear ME RTC Registers	Open (Default)	Clear ME RTC Registers	Shunt	Clear ME RTC Registers	Open (Default)
Keep CMOS	Open (Default)	Keep ME RTC Registers	Open (Default)	Keep ME RTC Registers	Open (Default)	Keep ME RTC Registers	Open (Default)





DG2, 0 P297  
RTRCRST# and SRTCST# can not be shorted together

Strap information:


	B	L
ACZ_SYNC: Select VCCVPM 1.5V or 1.8V (IPD)	1.5V	1.8V
SB_SPKR: No reboot strap (IPD)	No reboot	Disable No reboot
PCH_SPI_OV_RW: (IPU)	No Flash ME FW	Flash ME FW
SPI_SI: 1IPW strap. (IPD)	Enable	Disable
PCH_INTVTRMEN: Integrated 1.05 V VPM Enable /Disable	Enable	Disable



PCH SPI ROM






<http://laptop-motherboard-schematic.blogspot.com/>



PCI7,8:  
EDS 1.0; port7,port8 may not be available in all PCH SKUs.

Note: Place these resistors near to PCIe Slots



If not use crystal, please change C1201 to 0 Ohm


R2120: For Xtal measurement

DG2.0  
Section 4.2.4.1: Added 25-MHz Crystal routing guideline. All Mobile Intel 5 Series Chipset-based Integrated Graphics platforms are required to use a 25-MHz crystal on the PCH XTAL25\_IN/OUT to enable the PCH to generate the display clocks. Display Clock generation is integrated into the PCH.

Integrated Graphics platforms that implement DVI/DP/HDMI/e-DP are required to use Display Clock Integration (DCI) (25M crystal to generate PCH display clocks) to improve signal integrity and mitigate risk of electrical compliance and associated functional failures

HW35 Update: Integrated Graphics platforms that use only LVDS and/or VGA Displays may use Buffer Through Mode (BTM) and leave 25-MHz crystal and RC components unpowered

pre-ES1 not support  
Reversal Feature



R1.1,item L15




Table 112. Intel ME-EC Interaction Signal List with and without M3 Support

Signal Name	Platform with M3 Support (e.g., Intel® AMT)	Platform without M3 Support (e.g., Intel® ME Ignition Firmware)
SUS_PWR_DN_ACK (GPIO30)	Required	Required
ACPRESENT (GPIO31)	Required	Required <b>Note:</b> Optional if Intel ME FW is Intel® ME Ignition Firmware
SLP_M#	Required	Optional (Tie to SLP_S3#) <b>Note:</b> If SLP_S3# is not routed from PCH to EC, then SLP_M# becomes required from Intel® ME-EC perspective.
SLP_S3#	Optional	Required <b>Note:</b> If SLP_M# is routed from PCH to EC, then SLP_S3# can be optional from Intel ME-EC perspective

**NOTE:** Optional means that these signals are optional from Intel ME-EC interaction point of view. However, they are platform critical signals and are still required to be routed on the platform.


ME Ignition Firmware is for 2MB SPI core, only PM55 can support on it.



ER-05



**LVDS Disable: (For discrete graphic)**

- NC:  
 LVDSA\_DATA [3:0], LVDSA\_DATA# [3:0],  
 LVDSA\_CLK, LVDSA\_CLK#, LVDSB\_DATA [3:0],  
 LVDSB\_DATA# [3:0], LVDSB\_CLK, LVDSB\_CLK#  
 L\_VDD\_EN, L\_BKLTEN, L\_BKLTCTL, LVD\_VREFH  
 LVD\_VREFL, LVD\_IBG, LVD\_VBG
- Connected to GND:  
 VccALVDS, VccTX\_LVDS



Single Channel

LVDS  
 Digital Display Interface



CRB R0.9, DG R0.9: 1K+/-0.5%  
 Intel checklist recommend:  
 1.02K PD resistor to 0.5%

**CRT Disable: (For discrete graphic)**

- NC:  
 CRT\_RED, CRT\_GREEN, CRT\_BLUE  
 CRT\_HSYNC, CRT\_VSYNC
- 1-kΩ ±0.5% pull-down to GND:  
 DAC\_IREF
- Connected to GND:  
 CRT\_ITRN
- Connect to +V3.3:  
 VCCADAC



U2001E

XH40 AD0  
XN41 AD1  
XA42 AD2  
XA38 AD3  
XC36 AD4  
XJ34 AD5  
XA40 AD6  
XA42 AD7  
XE36 AD8  
XA48 AD9  
XE40 AD10  
XC40 AD11  
XA48 AD12  
XA45 AD13  
XA40 AD14  
XA40 AD15  
XA40 AD16  
XA40 AD17  
XA48 AD18  
XA40 AD19  
XC42 AD20  
XA46 AD21  
XA42 AD22  
XA42 AD23  
XA41 AD24  
XL34 AD25  
XA42 AD26  
XA40 AD27  
XA46 AD28  
XA44 AD29  
XA47 AD30  
XA36 AD31

CBE0# CBE1#  
CBE2# CBE3#  
CBE4# CBE5#

PCI INTA# C38  
PCI INTB# H51  
PCI INTC# B37  
PCI INTD# A44

PCI REQ0# F51  
PCI REQ1# A49  
PCI REQ2# GPIO52  
PCI REQ3# M53  
REQ3#/GPIO54

PCI GNT0# F48  
PCI GNT1# K45  
PCI GNT2# F36  
PCI GNT3# H53

PCI NTE# B41  
PCI NTF# K53  
PCI INTG# A36  
PCI INTH# A49  
PCI IRDY# K44  
PCI FRAME# C46

PCI LOCK# D49  
PCI STOP# D41  
PCI TRDY# C48

PCI PME# M7

PLT\_RST# D5

PIROA#  
PIROB#  
PIROC#  
PIROD#

REQ0#/GPIO50  
REQ2#/GPIO52  
REQ3#/GPIO54

GNT0#/GPIO51  
GNT2#/GPIO53  
GNT3#/GPIO55

PIROE#/GPIO2  
PIROF#/GPIO3  
PIROG#/GPIO4  
PIROH#/GPIO5

SERR#  
PERR#

IRDY#  
PAR#  
FRAME#

PLOCK#

STOP#  
TRDY#

PME#

PLTRST#

CLK\_DSPPCI R N52  
CLK\_PCI\_FB R P53  
CLK\_KBCPCI\_PCH R P46  
CLK\_DEBUG R P51  
CLK\_DBGPCI\_H L P48

BEKPEAK-M

NV\_CE#0 AV3  
NV\_CE#1 B01  
NV\_CE#2 A5K  
NV\_CE#3 B0B  
NV\_DQS0 AV3  
NV\_DQS1 B0B


NV\_DQ0NV\_I00 AP7  
NV\_DQ1NV\_I01 A7E  
NV\_DQ2NV\_I02 A7E  
NV\_DQ3NV\_I03 B81  
NV\_DQ4NV\_I04 B81  
NV\_DQ5NV\_I05 AV3  
NV\_DQ6NV\_I06 B85  
NV\_DQ7NV\_I07 B85  
NV\_DQ8NV\_I08 B44  
NV\_DQ9NV\_I09 B85  
NV\_DQ10NV\_I10 B85  
NV\_DQ11NV\_I11 B85  
NV\_DQ12NV\_I12 B0B  
NV\_DQ13NV\_I13 B0B  
NV\_DQ14NV\_I14 B0B  
NV\_DQ15NV\_I15 B0B

NV\_ALE NV\_CLE  
NV\_NC\_CLE

NV\_RCOMP AV2  
NV\_RB# AV7  
NV\_WR0\_RE# AV8  
NV\_WR1\_RE# AV8  
NV\_WE#\_CK0 AV11  
NV\_WE#\_CK1 B85

Strap information:

	H	L
PCI_W/ALE: Strap Intel Anti-Theft Technology HDD Data Protection Enable	Enable	Disable
PCI_CLE: Strap DMI Termination Voltage		



NV\_ALE: Strap Intel Anti-Theft Technology HDD Data Protection Enable. (H: enable)

NV\_CLE: Strap DMI Termination voltage

USBPN# J18  
USBPF# J18  
USBPI# C18  
USBPI# N20  
USBPP# P20  
USBPN# J20  
USBPF# G20  
USBPI# A20  
USBPF# C24  
USBPN# M22  
USBPF# B21  
USBPI# J22  
USBPP# F22  
USBPI0# A22  
USBPI# C24  
USBPI1# L24  
USBPI2# M24  
USBPI3# A24  
USBPI5# C24

USBP4# J22  
USBP4# J22  
USBP9# F22  
USBP9# F22

USBPN12# L24  
USBPN12# L24

USBPN12# M24  
USBPN12# M24

USBPN12# A24  
USBPN12# A24

USBPN12# C24  
USBPN12# C24

K42Jv	Recommend settings
0 USB port	
1 USB port	
2 USB port	
3	
4	
5	
6	
7	
8 WiFi/WiMax	
9 Camera	
10	
11	
12 BT (1.1)	
13	

USBP4# J22  
USBP4# J22  
USBP9# F22  
USBP9# F22

USBPN12# L24  
USBPN12# L24

USBPN12# M24  
USBPN12# M24

USBPN12# A24  
USBPN12# A24

USBPN12# C24  
USBPN12# C24

USBPBIAS# B25  
USBPBIAS# D25


OC0#/GPIO59 J18  
OC1#/GPIO40 J18  
OC2#/GPIO41 F16  
OC3#/GPIO42 L16  
OC4#/GPIO43 E14  
OC5#/GPIO9 G16  
OC6#/GPIO10 F12  
OC7#/GPIO14 T16

USB\_OC0# 52  
USB\_OC2# 53

3VSUS\_Native [9,10,14,40,41,42,43,59]

SVS\_Native[50,52,54]  
SVS\_Native\_IPU [51,53,55]  
SVS\_GPI [2,3,4,5]

PCI\_PME#: Internal PU to suspend plane.  
change to PCI\_CLK4 to sync ICS364



GNT0#,GNT1#: Boot BIOS Strap.




Boot BIOS Strap		
PCI_GNT1#	PCI_GNT0#	Boot BIOS Location
0	0	LPC
0	1	PCI
1	0	Reserved
1	1	SPI (PCH)




GNT3#: A16 swap override Strap/ Top-Block swap override jumper

Low=Enabled A16 swap override/ Top-Block swap override



High=Default



















All GPIOs are reset to the default state by CF9h reset except GPIO24.  
**GPIO 27=Enable VCCVRM**  
 Low=disable.  
 Default internal pull up.



POWER按照提供的default值調節電壓
















HDA\_SYNC: Select VCCVRM 1.5V or 1.8V (IPD)  
 Low: 1.8V  
 High: 1.5V



GPIO27 NC:enable internal regulator for:  
 VccAClk VccapllEXP  
 VccFDIPLL VccSATAPLL



Update 1105 (R2.0)



<http://laptop-motherboard-schematic.blogspot.com/>

**ASUS** Title :PCH\_IBEX(8)\_POWER,GND  
 ASUSTeK COMPUTER INC. NBS Engineer: JAY\_TSAI  
 Size C Project Name K42Jv Rev 1.01  
 Date: Thursday, February 11, 2010 Sheet 27 of 96






**Layout note:**  
VDD\_3.3: 5pin -->0.1uF to each pin  
VDD\_IO : 2pin -->0.1uF to each pin


<http://laptop-motherboard-schematic.blogspot.com/>




# TouchPad




1.0 EMI test need mount C3133 and C3134



# Keyboard Connector



EMI Request




<Variant Name>

# Thermal Policy


Input 1(sensor)

Input 2(thermtrip)

Output (shut down)




# POWER GOOD DETECTER







## GPU Thermal Sensor



## CPU Thermal Sensor



## PWM Fan













<b>ASUS</b>		<b>Title : FAN_Thermal</b>	
ASUSTeK COMPUTER INC		Engineer: JAY_TSAI	
Size	Project Name	Rev	
Custom	<b>K42Jv</b>	108	
Date: Thursday, February 11, 2010		Sheet	33 of 96



<Variant Name>		
		<b>Title :</b>
ASUSTeK COMPUTER INC		<b>Engineer:</b>
Size	Project Name	Rev
Custom	<b>K42Jv</b>	<b>108</b>
Date: Thursday, February 11, 2010		Sheet 34 of 96



<http://laptop-motherboard-schematic.blogspot.com/>

		Title : ****	
ASUSTeK COMPUTER INC. NB4		Engineer: JAY_TSAI	
Size	Project Name	Rev	
C	K42Jv	1.01	
Date: Thursday, February 11, 2010		Sheet	35 of 95




<http://laptop-motherboard-schematic.blogspot.com/>

# SPEAKER



# HP and MIC

# Internal MIC and AMP



<http://laptop-motherboard-schematic.blogspot.com/>


		<b>Title :</b>	
ASUSTeK COMPUTER INC. NB4		<b>Engineer:</b> JAY_TSAI	
Size	Project Name	Rev	
C	K42Jv	1.01	
Date: Thursday, February 11, 2010		Sheet	38 of 95

		Title : AUD ****	
ASUSTeK COMPUTER INC. NB4		Engineer: JAY_TSAI	
Size	Project Name	Rev	
Custom	K42Jv	1.01	
Date: Thursday, February 11, 2010		Sheet	39 of 96




<http://laptop-motherboard-schematic.blogspot.com/>

<Variant Name>

		Title : ***	
ASUSTek Computer Inc.		Engineer: JAY_TSAI	
Size	Project Name		Rev
A3	K42Jv		1.0G
Date: Thursday, February 11, 2010	Sheet	40	of 96




Reference Resistance







D3E Enable/Disable



R3309	R3308	D3E
Unmount	Mount	Enable
Mount	Unmount	Disable





- 21 PCH\_C\_LAN\_N
- 21 PCH\_C\_LAN\_P
- 21 PCIE\_TX\_LAN\_P
- 21 PCIE\_TX\_LAN\_N
- 21 PCIE\_RX\_LAN\_N
- 21 PCIE\_RX\_LAN\_P






Card Insert: Pin.10 and Pin.12 are Shorted.  
 Card not Insert: Pin.10 and Pin.12 are Opened.  
 Write Protect: Pin.11 and Pin.12 are Opened.  
 Write Enable: Pin.11 and Pin.12 are Shorted.



Switch Regulator



Serial EEPROM



5

4

3

2

1

D

D

C

C

B

B

A

A


		<b>Title :</b> ***	
ASUSTeK COMPUTER INC. NB4		<b>Engineer:</b> JAY_TSAI	
Size	Project Name	Rev	
Custom	K42Jv	1.3	
Date	Thursday, February 11, 2010	Sheet	42 of 99





<http://laptop-motherboard-schematic.blogspot.com/>

<http://laptop-motherboard-schematic.blogspot.com/>




		Title : ***	
ASUSTeK COMPUTER INC. NB4		Engineer: JAY_TSAI	
Size	Project Name	Rev	
C	K42Jv	1.01	
Date: Thursday, February 11, 2010		Sheet	43 of 95





### LPC Debug Port









1.0 EMI test need mount D4506 and D4507





<http://laptop-motherboard-schematic.blogspot.com/>


		Title : ***	
ASUSTeK COMPUTER INC. NB4		Engineer: JAY_TSAI	
Size	Project Name	Rev	
C	K42Jv	1.01	
Date: Thursday, February 11, 2010		Sheet	47 of 95






<http://laptop-motherboard-schematic.blogspot.com/>


		<b>Title :</b> TV ****	
ASUSTeK COMPUTER INC. NB4		<b>Engineer:</b> JAY_TSAI	
Size	Project Name	Rev	
C	K42Jv	1.01	
Date: Thursday, February 11, 2010		Sheet	49 of 95





### ODD




### HDD (1st)






0125 Add 8 pin WtoB connector



PR-07




PR-08


<http://laptop-motherboard-schematic.blogspot.com/>

		<b>Title :</b> BAR_****	
ASUSTeK COMPUTER INC. NB4		<b>Engineer:</b> JAY_TSAI	
Size	Project Name	Rev	
C	K42Jv	1.01	
Date: Thursday, February 11, 2010		Sheet	54 of 95


		Title : SIO ****	
ASUSTeK COMPUTER INC. NB4		Engineer: JAY_TSAI	
Size	Project Name	Rev	
C	K42Jv	1.01	
Date: Thursday, February 11, 2010		Sheet	55 of 95




Charge LED




Cap. Lock LED



PWR LED



HDD LED




WLAN LED

Change LED part number



Remove +2.5Vs is for ATI GFX





<http://laptop-motherboard-schematic.blogspot.com/>


<http://laptop-motherboard-schematic.blogspot.com/>

		<b>Title :</b> PCI ****	
ASUSTeK COMPUTER INC. NB4		<b>Engineer:</b> JAY_TSAI	
Size	Project Name	Rev	
C	K42Jv	1.01	
Date: Thursday, February 11, 2010		Sheet	58 of 95

<http://laptop-motherboard-schematic.blogspot.com/>

		Title : DJ_****	
ASUSTeK COMPUTER INC. NB4		Engineer: JAY_TSAI	
Size	Project Name	Rev	
C	K42Jv	1.01	
Date: Thursday, February 11, 2010		Sheet	59 of 95





<http://laptop-motherboard-schematic.blogspot.com/>

<http://laptop-motherboard-schematic.blogspot.com/>

		<b>Title :</b> TPM_****	
ASUSTeK COMPUTER INC. NB4		<b>Engineer:</b> JAY_TSAI	
Size	Project Name	Rev	
C	K42Jv	1.01	
Date: Thursday, February 11, 2010		Sheet	62 of 95

<http://laptop-motherboard-schematic.blogspot.com/>

		Title : ***	
ASUSTeK COMPUTER INC. NB4		Engineer: JAY_TSAI	
Size	Project Name	Rev	
C	K42Jv	1.01	
Date: Thursday, February 11, 2010		Sheet	63 of 95


<http://laptop-motherboard-schematic.blogspot.com/>

		Title : ***	
ASUSTeK COMPUTER INC. NB4		Engineer: JAY_TSAI	
Size	Project Name	Rev	
C	K42Jv	1.01	
Date: Thursday, February 11, 2010		Sheet	64 of 95




# Main Board


For CPU





For GPU




For 橢圓定位孔



HHD 呼吸孔





<http://laptop-motherboard-schematic.blogspot.com/>



		<b>Title :</b> ***	
ASUSTeK COMPUTER INC. NB4		<b>Engineer:</b> JAY_TSAI	
Size	Project Name	Rev	
C	K42Jv	1.01	
Date: Thursday, February 11, 2010		Sheet	67 of 96

<http://laptop-motherboard-schematic.blogspot.com/>


		<b>Title :OTH_LCM</b>	
ASUSTeK COMPUTER INC. NB4		Engineer: JAY_TSAI	
Size	Project Name	Rev	
C	K42Jv	1.01	
Date: Thursday, February 11, 2010		Sheet	68 of 96

<http://laptop-motherboard-schematic.blogspot.com/>


		<b>Title :0TH_GAME-LED*****</b>	
ASUSTeK COMPUTER INC. NB4		Engineer: JAY_TSAI	
Size	Project Name	Rev	
C	K42Jv	1.01	
Date: Thursday, February 11, 2010		Sheet	69 of 96



<b>ASUS</b>		<b>Title : VENTURA</b>	
ASUSTeK COMPUTER INC. NB4		Engineer: <b>JAY TSAI</b>	
Size	Project Name	Rev	
A4	<b>K42JV</b>	1.0	
Date:	Thursday, February 11, 2010	Sheet	70 of 96








Un check  
( PARK PECLK\_REQ# change pull low, or not)  
(check power team is supported VAXG\_CLK\_EN#)







PEX => Processor to dGPU  
EXP => dGPU to Processor

PCIEB_RXP[15:0]	PCIEB_RXN[15:0]	PCIEB_RXP1[5:0]	PCIEB_RXN1[5:0]	PCIEB_RXP2[5:0]	PCIEB_RXN2[5:0]	PCIEB_RXP3[5:0]	PCIEB_RXN3[5:0]	PCIEB_RXP4[5:0]	PCIEB_RXN4[5:0]	PCIEB_RXP5[5:0]	PCIEB_RXN5[5:0]	PCIEB_RXP6[5:0]	PCIEB_RXN6[5:0]	PCIEB_RXP7[5:0]	PCIEB_RXN7[5:0]	PCIEB_RXP8[5:0]	PCIEB_RXN8[5:0]	PCIEB_RXP9[5:0]	PCIEB_RXN9[5:0]	PCIEB_RXP10[5:0]	PCIEB_RXN10[5:0]	PCIEB_RXP11[5:0]	PCIEB_RXN11[5:0]	PCIEB_RXP12[5:0]	PCIEB_RXN12[5:0]	PCIEB_RXP13[5:0]	PCIEB_RXN13[5:0]	PCIEB_RXP14[5:0]	PCIEB_RXN14[5:0]	PCIEB_RXP15[5:0]	PCIEB_RXN15[5:0]
PCIEB_RXP0	PCIEB_RXN0	PCIEB_RXP1	PCIEB_RXN1	PCIEB_RXP2	PCIEB_RXN2	PCIEB_RXP3	PCIEB_RXN3	PCIEB_RXP4	PCIEB_RXN4	PCIEB_RXP5	PCIEB_RXN5	PCIEB_RXP6	PCIEB_RXN6	PCIEB_RXP7	PCIEB_RXN7	PCIEB_RXP8	PCIEB_RXN8	PCIEB_RXP9	PCIEB_RXN9	PCIEB_RXP10	PCIEB_RXN10	PCIEB_RXP11	PCIEB_RXN11	PCIEB_RXP12	PCIEB_RXN12	PCIEB_RXP13	PCIEB_RXN13	PCIEB_RXP14	PCIEB_RXN14	PCIEB_RXP15	PCIEB_RXN15
C7157 2	C7158 2	C7159 2	C7160 2	C7161 2	C7162 2	C7163 2	C7164 2	C7165 2	C7166 2	C7167 2	C7168 2	C7169 2	C7170 2	C7171 2	C7172 2	C7173 2	C7174 2	C7175 2	C7176 2	C7177 2	C7178 2	C7179 2	C7180 2	C7181 2	C7182 2	C7183 2	C7184 2	C7185 2	C7186 2	C7187 2	C7188 2
PEX TX0+	PEX TX0-	PEX TX1+	PEX TX1-	PEX TX2+	PEX TX2-	PEX TX3+	PEX TX3-	PEX TX4+	PEX TX4-	PEX TX5+	PEX TX5-	PEX TX6+	PEX TX6-	PEX TX7+	PEX TX7-	PEX TX8+	PEX TX8-	PEX TX9+	PEX TX9-	PEX TX10+	PEX TX10-	PEX TX11+	PEX TX11-	PEX TX12+	PEX TX12-	PEX TX13+	PEX TX13-	PEX TX14+	PEX TX14-	PEX TX15+	PEX TX15-



N11P-GS1  
part number 02G190017103




Test mode: could be connect to Gnd, for not using testmode









### CRT (DAC/A)



- 470pF\*1 (0402) X7R
- 4700pF\*1 (0402) X7R
- 100nF\*3 (0402) X7R
- 1uF\*1 (0402) X5R
- 4.7uF\*1 (0603) X5R

### DAC/B NO USE




Ask to FAE if necessary or not

<b>PEGATRON</b>		<b>Title : DACs, CLK GEN</b>	
BU21HW2		Engineer: Frank_Ma	
Size	Project Name	Rev	
C	K42Jv	1.0	
Date: Thursday, February 11, 2010	Sheet	74	of 97

GPU	IFP A	IFP B	IFP C	IFP D
GB1-128	LVDS (Single Link)	LVDS (Dual Link)	HDMI	DisplayPort (unused)


### LVDS (IFPAB)



0.1uF\*2 (0402)  
1uF\*1 (0402)  
4.7uF\*1 (0603)  
for NV DG suggestion


Follow K42Jr and NV pull up 4.7k ohm to 3.3 (please chenk page 49)

### HDMI (IFPC)






0.1uF\*2 (0402)  
1uF\*1 (0402)  
4.7uF\*1 (0603)  
for NV DG suggestion

### DP (IFPD)




### IFPEF is unused





**Strap**




**I2CH HDCP Interface**



For N11s (40 nm), an external HDCP ROM is not required, HDCP functionality is embedded in the GPU. External connections are not required to support HDCP.

Table 13-5. Multilevel Strapping Options

Physical Strapping Pin	Power Rail	Logical Strapping Bit 3	Logical Strapping Bit 2	Logical Strapping Bit 1	Logical Strapping Bit 0
ROM_SO	VDD33	XCLK_417	FB_0_BAR_SIZE	SMB_ALT_ADDR	VGA_DEVICE
ROM_SCLK	VDD33	PCI_DEVID[4]	SUB_VENDOR	SLOT_CLK_CFG	PEX_PLL_EN_TERM
ROM_SI	VDD33	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]
STRAP2	VDD33	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]
STRAP1	VDD33	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]
STRAP0	VDD33	USER[3]	USER[2]	USER[1]	USER[0]



**GPIO**






**I2C ASSIGNMENTS**

- I2CA: CRT --3V
- I2CB: N/A
- I2CC: LVDS (EDID)
- I2CS: Slave for GPU internal thermal
- I2CH: HDCP
- IFPC\_AUX\_I2CW: HDMI --3 V
- IFPD\_AUX\_I2CX: DP --3 V
- IFPE\_AUX\_I2CY: N/A
- IFPF\_AUX\_I2CZ: N/A

**GPIO ASSIGNMENTS**

GPIO	I/O	ACTIVE	USAGE
0	n/a	n/a	P.75
1	IN	-	IFPC HPD-C (HDMI) p.75
2	OUT	HIGH	PANEL BACKLIGHT PWM
3	OUT	HIGH	PANEL POWER ENABLE
4	OUT	HIGH	PANEL BACKLIGHT ENABLE
5	OUT	-	NVDD VID 0
6	OUT	-	NVDD VID 1
7	OUT	-	NVDD VID 2
8	I/O	LOW	OVERT THERMAL ALERT
9	I/O	LOW	Memory VREF switch
10	OUT	-	SLI faster sync
11	I/O	LOW	AC DETECT
12	IN	-	MEM_VID FWR_CRT1
13	OUT	-	IFPE HPD-E
14	OUT	-	FAN_PWM
15	IN	-	Reserved
16	IN	-	Reserved
17	IN	-	Reserved
18	IN	-	Reserved
19	IN	-	IFPD HPD-D (DP) P.75
20	IN	-	Reserved
21	IN	-	IFPF HPD-F
22	IN	-	SLI swap ready signal
23	I/O	-	




- 4700pF\*2 (0402) X7R
  - 0.01uF\*6 (0402) X7R
  - 0.022uF\*4 (0402) X7R
  - 0.047uF\*3 (0402) X7R
  - 0.22uF\*2 (0603) X7R
  - 1uF\*1 (0603) X5R
  - 4.7uF\*1 (0603) X5R
- for NV DG suggestion
- 0.1uF\*15 (0402) X5R
  - 0.22uF\*2 (0603) X7R @
  - 1uF\*1 (0603) X5R
  - 4.7uF\*1 (0603) X5R
- We use


ER Modify list:

PR Modify list:

- ER-01 : For VTT Power adjustable and DRAM power fix
  - ER-02 : Exchange PIN 2 and PIN 3 connection and Power rail chagne from +3VS to +5VS.
  - ER-03 : Add /Ven lable for Ventura option.
  - ER-04 : According GPU strap define setting to P.D.
  - ER-05 : LCD backlight control change to accord DESIGN IP.
  - ER-06 : Change R2404 to 330HM for EA measurement.
  - ER-07 : Unmount External thermal sensor change to use DGPU internal thermal sensor.
  - ER-08 : According for VTT power default setting.
  - ER-09 : To change from +1.8VSG to +1.5VSG.
  - ER-10 : PCB ID change from SR to ER setting.
  - ER-11 : ALC269 ver B. must add 10K P.U for PD# pin.
  - ER-12 : Modify Crystal Rd location and add /USB30 lable.
  - ER-13 : For Smart33 Down freq. and reserve over clock design.  
R2933 mount 4.7K 0603 at ER stage.
  - ER-14 : Modify power rail to +5VS\_AUDIO.
  - ER-15 : R3631 change from 10K to 0R.
  - ER-16 : Setting DGPU Vcore default power to 0.8V.
  - ER-17 : Unmount R7520,R7521 from vendor suggestion.
  - ER-18 : Reserve vendor solution add 0R for bypass other circuit.
  - ER-19 : Change USB port to 2.0 connector and design only for USB 2.0.
  - ER-20 : For line-in channel ,HP jack sensor must change to 10K.
  
  - ER-22 : To resolve "3622146 A Voltage Spike on Graphics Core Rail (Vaxg) to 1.5V seen during system shutdown"change from 4.7K to 470 OHM.
  - ER-23 : Follow Design IP,change to P.D.
  - ER-24 : Change mount for smart 33 control Vcore power.
- For cost down and short jump ,Please search "C.D"

- PR-01 : Change R2933 to 10K 0402.
- PR-02 : Mic bias voltage change from +5VS\_AUDIO to CODEC's PIN28(integrated regulator).To avoid MIC noise by drity power.
- PR-03 : Change R3631 from 0R to short jump.
- PR-04 : Add level shift circuit.
- PR-05 : Del RN9250.
- PR-06 : Add for pop and click sounds.
- PR-07 : Change for B to B re-design.(copy from K42JC schematic)
- PR-08 : EMI/ESD request.
- PR-09 : Add MGRL of headset device design.
- PR-10 : According to vendor suggestion.(45K change to 45.3K)
- PR-11 : Bypass INT. MIC amplifier.
- PR-12 : VTT,+1.5V,VCORE power set to default normal power rails.
- PR-13 : Codec IC(ALC269) change from VB2 to VB5.
- PR-14 : PCB ID change from ER to PR setting.





**Power stage**


<b>+5VSUS:</b>	<b>+3VSUS:</b>
1. I/P Current: $I_{in} = V_o / (0.75 \cdot V_{in}) = 1.75A$	1. I/P Current: $I_{in} = V_o / (0.75 \cdot V_{in}) = 0.8A$
2. Ripple Current: $I_{rip} = 2.63A$	2. Ripple Current: $I_{rip} = 1.13A$
3. Dynamic: $I_{peak} = 5A$ $ESR / 1 = 1.5mohm$ $V = 75mV$	3. Dynamic: $I_{peak} = 3.3A$ $ESR / 1 = 1.5mohm$ $V = 49.5mV$
4. Inductor Spec: $I_{sat} = 13.5A$ $I_{dc} = 6A$ $DCR = 30mohm$	4. Inductor Spec: $I_{sat} = 13.5A$ $I_{dc} = 6A$ $DCR = 30mohm$
5. MOSFET Spec: <b>H-side MOSFET: SI7326</b>	
$R_{ds(ON)} = 30mohm$ ( $V_{gs} = 4.5V$ )	$R_{ds(ON)} = 30mohm$ ( $V_{gs} = 4.5V$ )
$I_{cont} = 6.5A$ ( $T = 25^\circ C$ )	$I_{cont} = 6.5A$ ( $T = 25^\circ C$ )
$I_{peak} = 10A$ (Pause = 10us)	$I_{peak} = 10A$ (Pause = 10us)

L-side MOSFET: 7326


**Controller**

<b>+5VSUS:</b>	<b>+3VSUS</b>
1. Voltage & Current: <b>+5VSUS: 5V &amp; 3A</b>	1. Voltage & Current: <b>+3VSUS: 3.3V &amp; 3A</b>
2. Frequency: $F = 400KHZ$	2. Frequency: $F = 500KHZ$
3. OCP: Set PR8701 = 200Kohm $I_{ocp} = R_{ocp} / R_{ds(on)} * 1000000 = 6.6A$	3. OCP: Set PR8703 = 200Kohm $I_{ocp} = R_{ocp} / R_{ds(on)} * 1000000 = 6.6A$
4. Inrush Current: $C_{total} = 88uF$ $I_{inrush} = 0.109A$	4. Inrush Current: $C_{total} = 66uF$ $I_{inrush} = 0.109A$

The Soft Star duration is 2ms







PWRCNTL_1	PWRCNTL_0	VGA_VCORE
0	0	0.801V
0	1	0.852V
1	0	0.901V
1	1	0.952V

**Controller**

1. Voltage & Current:  
+1.2VSUS: 16A

2. Frequency:  
Ton=3.85\* $R_t(ON)/V_{in}-0.3us$   
Frequency=Vout/(Vin\*Ton)=500KHZ

3. Soft start time:  
Soft-Star duration is 1.35ms

5. Inrush Current:  
C total =220uF  
I inrush=0.163A

Set PR8107=21.5kohm  
Iocp=Rocp\*20/Rds(on)=26A

**Power stage**

1. I/P Current:  
 $I_{in} = V_o * I_o / (0.75 * V_{in}) = 0.85A$

2. Ripple Current:  
Ripple=3.74A

3.ripple voltage:  
 $I_{peak} = (v_{in}-v_o) * D / (L * F_{sw}) = 2.07A$   
DCR=3.3mohm  
V=6.831mV

4. Inductor Spec: 3. OCP:  
Isat=25A  
I<sub>dc</sub>=15.5A  
DCR=5.5mohm


5. MOSFET Spec:  
H-side and L-side MOSFET:  
R<sub>ds(on)</sub>=16.5mOhm (V<sub>gs</sub>=4.5V)  
I<sub>cont</sub>=30A (T=25)  
I<sub>peak</sub>=120A (Pause<10us)

Need EE modify Netname  
DGPU\_VCORE\_I\_SEN 30

$V_{out} = (PR8223 / (PR8221 + PR8222)) * (V_{sense})$

(30.7A)  
0.8V~0.95V  
+VGA\_VCORE

VTT_CPU_SEL1	VTT_CPU_SEL2	+VTT_CPU	
0	0	1.041V	DV3
0	1	1.059V	DV2
1	0	1.078V	DV1
1	1	1.097V	Normal







**Controller**

- Voltage & Current:**  
+VCCP: 1.05V@10A
- Frequency:**  
Ton=3.85p\*Rt(on)/Vin-0.3us  
Frequency=Vout/(Vin\*Ton)=500KHZ
- OCp:**  
Set PR7343=18KOhm  
Iocp=Rocp\*20/Rds(on)=22A
- Soft start time:**  
Soft-Star duration is 1.35ms
- Inrush Current:**  
C total = 200 uF  
I inrush= 0.16 A

**Power stage**

- I/P Current:**  
I in = Vo\*Io/( 0.75 \* Vin )=2.3 A
- Ripple Current:**  
Iripple=2.8A
- Dynamic:**  
Ipeak=1.98A  
DCR=3.3mohm  
V=6.534mV
- Inductor Spec:**  
Isat=16A  
I dc=11A  
DCR=9mOhm
- MOSFET Spec:**  
H-side and L-side MOSFET: RJK0355DPA-00-JO WPAK  
Rds(on)=16.5mOhm (Vgs=4.5V)  
Icont=30A (T=25)  
Ipeak=120A (Pause<10us)

ASUS  
**Title : Power\_+VCCP**  
 ASUSTeK COMPUTER INC  
 Engineer:  
 Size Project Name Rev 1.0  
 Custom  
 Date: Thursday, February 11, 2010 Sheet 83 of 1



**Controller**

- Voltage & Current:**  
+1.8V/+1.8V&12A
- Frequency:**  
 $T_{on} = 3.85p \cdot R_t(on) \cdot V_o / V_{in} - 0.5$   
 $Frequency = V_{out} / (V_{in} \cdot T_{on}) = 500KHZ$
- OCP:**  
Set PR7343=18kohm  
 $I_{ocp} = R_{ocp} \cdot 20 / R_{ds(on)} = 20 \cdot 21.5 / 16.5 = 26A$
- Soft start time:**  
Soft-Star duration is 1.35ms
- Inrush Current:**  
C total = 100uF  
inrush=0.133A

**Power stage**

- I/P Current:**  
 $I_{in} = V_o \cdot I_o / (0.8 \cdot V_{in}) = 0.947A$
- Ripple Current:**  
Iripple=2.342A
- Ripple Voltage:**  
 $I_{peak} = (v_{in} - v_o) \cdot D / (L \cdot F_{sw}) = 3.25A$   
DCR=3.3mohm  
V=10.75mV
- Inductor Spec:**  
Isat=36A  
I<sub>dc</sub>=18A  
DCR=3.3mohm
- MOSFET Spec:**  
H-side and L-side MOSFET:  
R<sub>ds(on)</sub>=16.5mOhm (V<sub>gs</sub>=4.5V)  
I<sub>cont</sub>=30A (T=25)  
I<sub>peak</sub>=120A (Pause<10us)

<Variant Name>

**Title :** Power\_+1.8V&+0.9V

ASUSTeK COMPUTER INC. **Engineer:**

Size	Project Name	Rev
C		1.0

Date: Thursday, February 11, 2010 Sheet 84 of 1



5

4

3

2

1

D

D

C

C

B


B


A

A


<http://laptop-motherboard-schematic.blogspot.com/>


<Variant Name>

		Title: Power_good_detector	
ASUSTek COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom		1.0	
Date: Thursday, February 11, 2010		Sheet	86 of 1



<Variant Name>

		<b>Title : Power_for_test</b>
ASUSTeK COMPUTER INC		<b>Engineer:</b>
Size	Project Name	Rev
Custom		1.0
Date: Thursday, February 11, 2010	Sheet	87 of 1



Need EE modify Netname  
 $V_{out} = (PR8843 + PR8841 + PR8842) / (V_{sense})$

20100208

**Controller**

- Voltage & Current:**  
 Vcore: 1.05V/45A
- Frequency:**  
 CCM: Fsw=300\*33/RFS=300KHZ
- OCp:**  
 Vocset=25\*Ilm\*Rsense  
 Ilm=35.5\*2=71A
- Slew rate:**  
 Slewrate=Iss/PC7810=100uA/10nF=10mV/uS  
 C total = 880 uF  
 1 inrush=0.154 A
- Drop Resistance:**  
 Rdroop=R1/R2\*R10\*Rsense=2mohm


**Power stage**

- I/P Current:**  
 $I_{in} = V_o * I_o / (0.85 * V_{in}) = 2.93 A$
- Ripple Current:**  
 Iripple=7.04A Vrip=15.85mV
- Dynamic:**  
 Ipeak=45A  
 ESR=2.25mohm  
 V=91.1mV
- Inductor Spec:**  
 Idc=38.8A  
 Itemp=32.5A  
 DCr=1.1mOhm
- MOSFET Spec:**  
 H-side MOSFET: RJK0355 L-side MOSFET: RJK0353  
 Rds(on)=16.5mOhm (Vgs=4.5V) Rds(on)=7.6mOhm (Vgs=4.5V)  
 Icont=30A (T=25) Icont=35A (T=25)  
 Ipeak=120A (Pause=10us) Ipeak=140A (Pause=10us)
- CPU MLCC:** 16'10uF

Feature Disabled	I <sub>avg</sub> (ENH=1000 mV max) [A]	CPU Gain Setting set on Platform Via CSC Lines	Equivalent Gain (mΩ)
30A: I <sub>avg</sub> max=420A	20	000	40.0
30A: I <sub>avg</sub> max=430A	30	010	30.0
30A: I <sub>avg</sub> max=440A	40	011	22.5
40A: I <sub>avg</sub> max=450A	50	100	18.0
50A: I <sub>avg</sub> max=460A	60	101	15.0
60A: I <sub>avg</sub> max=470A	70	110	12.9
70A: I <sub>avg</sub> max=490A	80	111	10.0

- VID[2:0] "Reserved" - default VID[2:0]='111' - option to change default should be provided on the motherboard.
- VID[5:3] will be used to provide IMON gain setting to CPU during CSC (see Section 3).
- VID[6] "Reserved" - default VID[6]='0' - option to change default should be provided on the motherboard.
- DRPSLVR will be used to identify type of CPU core VR controller. DRPSLVR='1' for IMVP-6.5-compliant controller.
- PS1# - "Reserved" - default PS1#='0' - option to change default should be provided on the motherboard.

VCORE_SEL1	VCORE_SEL2	+Vcore
0	0	VID - 23.9mV
0	1	VID - 17.4mV
1	0	VID - 12.9mV
1	1	VID



- Adapter Threshold: 17.41V**  
 $17.41 = (PR9213 + PR9216) / PR9216 * 1.25$
- AP4835 ID=9.2A**
- MB39A132\_VREF= 5.0V**
- Input limit:**  
 $65W: I_{limit\_current} = (V_{adj} - 1.075) / (25 * R_s) = (1.646 - 0.075) / 25 * 0.02 = 3.14A$   
 $330K - 162K$   
 $90W: 100K - 86.6K : I_{limit\_current} = 4.49A$
- Charging Voltage UI**



VSET_EC	2S	3S	4S
2.9894	3.399	12.598	16.797

- Charging current UI**

ISET_EC	ICHG	Ps
1.3071	1492	1P
2.1094	2500	2P
3.3	3996	3P

- Power stage**
- I/P Current(3S2P):**  
 $I_{in} = Vo * Io / (0.75 * V_{in}) = 2.21A$
  - Ripple Current(3S2P):**  
 $r_{ripple} = 1.18A$
  - Inductor Spec:**  
 $I_{sat} = 4.4A$   
 $I_{dc} = 3.8A$   
 $DCR = 35m\Omega$
  - MOSFET Spec:**  
 $I_{dc} = 6.5A / 5.0A$   
 $R_{pdcon} = 22 / 30m\Omega$   
 $V_{gsth} = 0.8 - 1.8V$

- Controller**
- Frequency:**  
 $f_{osc}(KHz) = 17000 / RT (K\Omega)$   
 $f_{osc}(KHz) = 17000 / 33K = 515KHz$
  - OCP:**  
 $I_{oc} = 0.2 / R_s = 10A$
  - Soft start time:**  
 $t_s(s) = 0.26 * CS(\mu F) = 0.26 * 0.1 = 26ms$
  - Inrush current(3S):**  
 $I_{inrush} = C * V / t = 9.7mA$



BATSEL_0	BATSEL_1	CELLS
1	1	2S
1	0	2S
0	1	3S
0	0	4S

**EC Code: 202**



5

4

3

2

1

D

D

C

C

B

B



A

A

<http://laptop-motherboard-schematic.blogspot.com/>

<Variant Name>

		<b>Title :</b> Power_Charger	
ASUSTek Computer INC.		<b>Engineer:</b> Lmy_li	
Size	Project Name	Rev	
A3	<b>F83T</b>	2.1G	
Date:	Thursday, February 11, 2010	Sheet	90 of 1



1.5V_SEL1	1.5V_SEL2	+1.5V	Mode
0	0	1.483V	DV3
0	1	1.506V	DV2
1	0	1.538V	DV1
1	1	1.561V	Normal

**Controller**

- Voltage & Current:**  
+1.2VSUS: 16A
- Frequency:**  
Ton=3.85p\*RI(on)/Vin-05=0.3us  
Frequency=Vout/(Vin\*Ton)=500KHZ
- OCP:**  
Set PR8107=21.5kohm  
Iocp=Rocp\*20/Rds(on)=26A
- Soft start time:**  
Soft-Star duration is 1.35ms
- Inrush Current:**  
C total =220uF  
I inrush=0.163A

**Power stage**

- I/P Current:**  
I in = Vo'Io/( 0.75 \* Vin) =0.85A
- Ripple Current:**  
Ripple=3.74A
- Ripple voltage:**  
Ipeak=(vin-vo)'D/(L\*Fsw)=2.07A  
DCR=3.3mohm  
V=6.831mV
- Inductor Spec:**  
Isat=25A  
I dc=15.5A  
DCR=5.5mohm
- MOSFET Spec:**  
H-side and L-side MOSFET:  
Rds(on)=16.5mOhm (Vgs=4.5V)  
Icont=30A (T=25)  
Ipeak=120A (Pause<10us)


<Variant Name>

**ASUS** Title : +1.5V

ASUSTek COMPUTER INC Engineer:



Size	Project Name	Rev
C	K80A	1.0

Date: Thursday, February 11, 2010 Sheet 91 of 91



- Controller**
- Voltage & Current:**  
+VGF\_X\_CORE:1V/15A
  - Frequency:**  
Ton=Cton\*(Rton+6.5K)  
Cton=16.26PF  
fsw=309KHZ
  - OC:**  
Vocset=40%Ilim%Rsense  
Imax=30A
  - On time:**  
Ton=Tsw\*(Vfb+0.075)/Vin=354ns
  - LoadLine:**  
Rdroop=A1%Rsense%R1/R2  
=7mohm

- Power stage**
- I/P Current:**  
Iin = Vo\*Io / (0.75 \* Vin) = 1.33 A
  - Ripple Current:**  
Iripple=3A
  - Ripple Voltage:**  
Vripple=Iripple\*ESR=13.5mV
  - Dynamic:**  
Ipeak=10A  
ESR=4.5mohm  
V=40.5mV
  - Inductor Spec:**  
Isat=25A  
Idc=15.5A  
Rdcmax=5.5mOhm  
Rdcmtyp=5mOhm
  - MOSFET Spec:**  
H-side and L-side MOSFET:RJK0355  
Rds(on)=11.8mOhm (Vgs=4.5V)  
Icont=30A (T=25)  
Ipeak=120A (Pause<10us)



VCORE_SEL1	VCORE_SEL2	+VGF_X_CORE
L	L	VID - 26.8mV
L	H	VID - 15.3mV
H	L	VID - 11.5mV
H	H	VID

<Variant Name>

**Title : POWER\_VCORE**  
ASUSTeK COMPUTER INC. NB Engineer: *Limy.li*

Size	Project Name	Rev
C	UX21	1.0

Date: Thursday, February 11, 2010 Sheet 92 of 1

5

4

3

2

1

b

b

c

c

b


b

a

a

<http://laptop-motherboard-schematic.blogspot.com/>

<Variant Name>

		<b>Title :</b> Power_+VCCP	
ASUSTeK COMPUTER INC		<b>Engineer:</b>	
Size	Project Name	Rev	
C		1.0	
Date	2010 February 11, 2010	Sheet	88 of 1

5

4

3

2

1

D

D

C

C

B


B


A

A


<http://laptop-motherboard-schematic.blogspot.com/>

<Variant Name>

		<b>Title :</b> Power_VCCP
ASUSTeK COMPUTER INC		<b>Engineer:</b>
Size	Project Name	Rev
A3		1.0
Date: Thursday, February 11, 2010		Sheet 94 of 1




# M52J Power-On Sequence Timing Diagram Rev.0.31



<http://laptop-motherboard-schematic.blogspot.com/>

# M52J Power-On Sequence Timing Diagram Rev.0.31

## DC-IN Mode



<http://laptop-motherboard-schematic.blogspot.com/>