








UM9 UMA SYSTEM DIAGRAM



PDC (Power Cap quantities follow UM3)








Quanta Computer Inc.

PROJECT : UM9 UMA

Size	Document Number	Rev
	Clock Gen(ICS9LRS3197AKLFT)	1A
Date:	Monday, February 01, 2010	Sheet 2 of 51

	DIS	SG
Ra	NA	0 ohm
Rb	0 ohm	NA
Rc	0 ohm	NA

DPLL_REF_SSCLK: Embedded Display Port PLL Differential Clock In. If no eDP, do we need implement these R?



Scan Chain (Default)	STUFF -> Ra, Rc, Re NO STUFF -> Rb, Rd
CPU Only	STUFF -> Ra, Rb NO STUFF -> Rc, Rd, Re
GMCH Only	STUFF -> Rd, Re NO STUFF -> Ra, Rb, Rc

Quanta Computer Inc.


PROJECT : UM9 UMA

Size Document Number Rev 1A

PROCESSOR 1/4(HOST&PEX)

Date: Monday, February 01, 2010 Sheet 3 of 51

AUBURNDALE/CLARKSFIELD PROCESSOR (DDR3)





Channel A DQ[15,32,48,54], DM[5]
 Requires minimum 12mils spacing
 with all other signals, including data signals.

Channel B DQ[16,18,36,42,56,57,60,61,62]
 Requires minimum 12mils spacing
 with all other signals, including data signals.

Quanta Computer Inc.
PROJECT : UM9 UMA

Size	Document Number	Rev
	PROCESSOR 2/4(DDR)	1A
Date:	Monday, February 01, 2010	Sheet 4 of 51






HFM_VID : Max 1.4V
 LFM_VID : Min 0.65V

Quanta Computer Inc.
PROJECT : UM9 UMA

AUBURNDALE/CLARKSFIELD PROCESSOR (GND)

AUBURNDALE/CLARKSFIELD PROCESSOR(RESERVED, CFG)



The Clarkfield processor's PCI Express interface may not meet PCI Express 2.0 jitter specifications. Intel recommends placing a 3.01K +/- 5% pull down resistor to VSS on CFG[7] pin for both rPGA and BGA components. This pull down resistor should be removed when this issue is fixed.

	1	0
CFG4 (Display Port Presence)	Disabled; No Physical Display Port attached to Embedded Display Port	Enabled; An external Display port device is connected to the Embedded Display port
CFG0 (PCI-Epress Configuration Select)	Single PEG	Bifurcation enabled
CFG3 (PCI-Epress Static Lane Reversal)	Normal Operation	Lane Numbers Reversed 15 -> 0, 14 -> 1

For Discrete only

CFG[1:0] - PCI_Epress Configuration Select
 * 11= 1 x 16 PEG
 * 10= 2 x 8 PEG



Quanta Computer Inc.
 PROJECT : UM9 UMA

Size	Document Number	Rev
	PROCESSOR 4/4 (GND)	1A




Date: Wednesday, January 27, 2010 Sheet 6 of 51

INTVRMEN - Integrated SUS 1.1v VRM Enable
High - Enable Internal VRs

IBEX PEAK-M (HDA,JTAG,SATA)







UMA CRT, LVDS&HDMI signals IBEX PEAK-M (LVDS,DDI)



1205 The SATALED# signal is open-collector and requires a weak external pull-up (8.2 k to 10 k) to +V3.3.

From UM3



iTPM ENABLE/DISABLE	
TPM Function	Mount
Enable	Mount
Disable	NC (Default)





Quanta Computer Inc.
PROJECT : UM9 UMA
Rev 1A

Size	Document Number	PCH 1/5 (SATA,HDA,LPC)	Rev
Date:	Monday, February 01, 2010	Sheet	7 of 51

IBEX PEAK-M (GND)



IBEX PEAK-M (PCI-E, SMBUS, CLK)












Quanta Computer Inc.
PROJECT : UM9 UMA

Size	Document Number	Rev
	PCH 2/5 (PCI-E, SMBUS, CK)	1A
Date:	Monday, February 01, 2010	Sheet 8 of 51

IBEX PEAK-M (PCI,USB,NVRAM)

IBEX PEAK-M (DMI,FDI,GPIO)



Quanta Computer Inc.
PROJECT : UM9 UMA







Size	Document Number	Rev
	PCH 3/5 (PCI,ONFI,USB,DMI)	1A

Date: Monday, February 01, 2010 Sheet 9 of 51

IBEX PEAK-M (GPIO,VSS_NCTF,RSVD)

<http://hobi-elektronika.net>

IBEX PEAK-M (GND)




BMBUSY#: (Intel feedback)
Follow CRB checklist, 1K is for intel BIOS validation purpose.

BMBUSY#: If not used, require a weak pull-up (8.2- KΩ to 10 KΩ) to Vcc3.3. CRB (V1.0) P28: it has 1K PU and 100 ohm on this net for validation purpose.

Flash Descriptor Security Override

GPIO33	Low = Enabled High = Disabled
--------	----------------------------------



(Internal 20K/F pull high to +3.3V_RUN)


Note : GPIO33 is a signal used for Flash Descriptor Security Override/ME Debug Mode. This signal should be only asserted low through an external pull-down in manufacturing or debug environments ONLY.

WWAN_RADIO_DIS#	1-X High = Strong (Default)
-----------------	-----------------------------

Quanta Computer Inc.
PROJECT : UM9 UMA


Size	Document Number	Rev
	PCH 4/5 (GPIO & Strap)	1A
Date:	Monday, February 01, 2010	Sheet 10 of 51

C8335 UMA:22u, DIS:10u, solve UMA CRT display ripple issue.





Quanta Computer Inc.
PROJECT : UM9 UMA

Size	Document Number	Rev
	PCH 5/5 (POWER)	1A
Date:	Monday, February 01, 2010	Sheet 11 of 51




Place these Caps near So-Dimm0.
Some Projects replace 10UF 0805 by 4.7UF 0603
It can cost down 30%






Quantities and M1/M3 follow UM3
Locations follow PDC

Quanta Computer Inc.
PROJECT : UM9 UMA

Size	Document Number	Rev
	DDR3 DIMM-0	1A
Date:	Monday, February 01, 2010	Sheet 12 of 51



Place these Caps near So-Dimm1.
 Some Projects replace 10UF 0805 by 4.7UF 0603
 It can cost down 30%



Quantities and M1/M3 follow UM3
 Locations follow PDC

Quanta Computer Inc.
 PROJECT : UM9 UMA

Size	Document Number	Rev
	DDR3 DIMM-1	1A
Date:	Monday, February 01, 2010	Sheet 13 of 51



Quanta Computer Inc.

PROJECT : UM9 UMA

Size	Document Number	Rev
	Blank	1A
Date:	Wednesday, January 27, 2010	Sheet 14 of 51

<http://hobi-elektronika.net>



Quanta Computer Inc.

PROJECT : UM9 UMA

Size	Document Number	Rev
	Blank	1A
Date:	Wednesday, January 27, 2010	Sheet 15 of 51

<http://hobi-elektronika.net>



Quanta Computer Inc.

PROJECT : UM9 UMA

Size	Document Number	Rev
	Blank	1A
Date:	Wednesday, January 27, 2010	Sheet 16 of 51

<http://hobi-elektronika.net>



Quanta Computer Inc.

PROJECT : UM9 UMA

Size	Document Number	Rev
	Blank	1A
Date:	Wednesday, January 27, 2010	Sheet 17 of 51

<http://hobi-elektronika.net>



Quanta Computer Inc.

PROJECT : UM9 UMA

Size	Document Number	Rev
	Blank	1A
Date:	Wednesday, January 27, 2010	Sheet 18 of 51



Quanta Computer Inc.

PROJECT : UM9 UMA

Size	Document Number	Rev
	Blank	1A
Date:	Wednesday, January 27, 2010	Sheet 19 of 51

<http://hobi-elektronika.net>











Quanta Computer Inc.







PROJECT : UM9 UMA

Size	Document Number	Rev
	Blank	1A
Date:	Wednesday, January 27, 2010	Sheet 20 of 51




9/28
Del H1&H2



Support the new imbeded diagnostics.



Shunt capacitors on LVDS for improving WWAN.



UM3

This page to CRT board



To CRT BOARD



Quanta Computer Inc.

PROJECT : UM9 UMA


Size	Document Number	Rev
	DB CONN/Left USB	1A




RTS5138 - QFN24


SP1	XD RDY	SD WP	MS CLK
SP2	XD RE#	SD D1	MS INS#
SP3	XD CE#	SD D0	MS D7
SP4	XD CLE	SD D7	MS D3
SP5	XD ALE	SD D7	MS D7
SP6	XD WE#	SD CD#	
SP7	XD WP	SD D6	MS D6
SP8	XD D0	SD CLK	MS D2
SP9	XD D1	SD D5	MS D0
SP10	XD D2	SD CMD	
SP11	XD D3	SD D4	MS D4
SP12	XD D4	SD D3	MS D1
SP13	XD D5	SD D2	MS D5
SP14	XD D6	SD D2	MS BS

Share Pin









AVDD1, AVDD2 TYP=48mA




DVDD & DVDD-IO TYP=50mA



PD#=0V : Power down Class D SPK amplifier
 PD#=3.3V : Power up Class D SPK amplifier
 Internal pulled high.



Digital GND Analog GND
 Tied at one point only under the ALC269 or near the ALC269



*NOTE: ALC269_VB type add the LDO circuit in IC



PIN NAME	R350	R344	R349	C398	CODEC IC
28 MIC1_VREF0-L			POP	NC	ALC269 VA
31 CPVREF	POP	NC			VA

VA type: PIN28 作為MIC之偏壓
 PIN31接A-GND



PIN NAME	R350	R344	R349	C398	CODEC IC
28 MIC1_VREF0-L			NC	POP	ALC269 VB
31 CPVREF	NC	POP			VB

VB type: PIN31 作為MIC之偏壓
 PIN28接CAP作為內部LDO output 輸出濾波用


AVDD1, AVDD2 TYP=48mA



Int. Stereo Speakers
 5V / 4 Ohm / 2W





UM3_DIS_20090824_1000_SSI_STEPHEN.DSN



Check the GND of MIC Conn. in the DB need add 0 ohm PD to A-GND

INTERNAL SUBWOOFER AMP Only for 17''





SYNC	Condition
VDD	Spread-spectrum mode with fS = 1200kHz ±70kHz.
GND	Fixed-frequency mode with fS = 1100kHz.
FLOAT	Fixed-frequency mode with fS = 1500kHz.
Clocked	Fixed-frequency mode with fS = external clock frequency.




GAIN1	GAIN2	GAIN
0	0	24dB
1	0	18dB
0	1	12dB
1	1	6dB



FB_60ohm+-25%_100MHz
 _3A_0.05ohm DC
 Layout Note:
 Place close to pin 8.

NB_MUTE#	TEST_WOOFER_EN	AUD_SPK PD#	SUB_MUTE#
0	0	L (Disable SPK)	L (Disable Woofer)
0	1	L (Disable SPK)	H (Test Woofer)
1	0	H (Test SPK)	L (Disable Woofer)
1	1	H (Test SPK)	H (Test Woofer)





HDMI





EQUALIZATION SETTING
 PC1:PC0=0:0 8dB
 PC1:PC0=0:1 4dB Recommended
 PC1:PC0=1:0 12dB
 PC1:PC0=1:1 0dB

SCLZ/SDAZ Low-level input/output Voltage
 CFG01:CFG00=0:0 VIL:<0.4V VOL:0.6V (Default)
 CGF01:CGF00=0:1 VIL:<0.36V VOL:0.55V
 CGF01:CGF00=1:0 VIL:<0.44V VOL:0.65V
 CGF01:CGF00=1:1 VIL:<0.36V VOL:0.6V

HDMI_PWR_CTRL
 0 is Enable
 1 is Disable

TI SN75DP139

PIN 4	H	HDMI
	L	DVI
PIN 34	H	HPD Inversion VOH =0.9V
	L	HPD non-inversion VOH =3.2V




UM3

(34) KSO[0..17]
(34) KS[0..7]

U6
ITE8502E
LQFP-128L


KSO17 57 KSO17/GPC5
KSO16 56 KSO16/GPC3
KSO15 55 KSO15
KSO14 54 KSO14
KSO13 53 KSO13
KSO12 52 KSO12/SLCT
KSO11 51 KSO11/ERR
KSO10 49 KSO10/PE
KSO9 48 KSO9/BUSY
KSO8 44 KSO8/ACK
KSO7 43 KSO7/PD7
KSO6 42 KSO6/PD6
KSO5 41 KSO5/PD5
KSO4 40 KSO4/PD4
KSO3 39 KSO3/PD3
KSO2 38 KSO2/PD2
KSO1 37 KSO1/PD1
KSO0 36 KSO0/PD0

KS17 65 KS17
KS16 64 KS16
KS15 63 KS15
KS14 62 KS14
KS13 61 KS13/SLIN
KS12 60 KS12/INT
KS11 59 KS11/AFD
KS10 58 KS10/STB






SERIRQ
SC(V1.0)P38:
8.2-k pull-up to +V3.3S
CRB uses a 10-k pull-up to +V3.3S.

Charge and BAT
PCH
VGA, LAN, Clock
Thermal IC



32KHz Clock.(Layout close to EC)



KEYBOARD

ADC/DAC






PWM

IR/UART





SMBUS

PS/2

GPIO



ITE8502E
kfp128-16x16-4



BID1	BID0	UM9(UMA)	UM9C(Dis)
0	0	SSI(X00)	SSI(X00)
0	1	PT(X01)	PT(X01)
1	0	ST(X02)	ST(X02)
1	1	Q1(A00)	Q1(A00)
0	0	(A01)	(A01)


Quanta Computer Inc.
PROJECT : UM9 UMA

Size Document Number
SIO ITE8502


Date: Monday, February 01, 2010 Sheet 29 of 51

For EC 8Mbit (1M Byte)

2nd source:AKE3GZN0N00




RTC BATTERY



For PCH 32Mbit (4M Byte)



2nd source:AKE39ZP0N00





UM3

WWAN To DB



WLAN To DB



eSATA and USB To DB




KEYBOARD CONNECTOR




100P CAPS CLOSE TO JKB3


SATA Connector.




+3.3V_RUN Place caps close to connector.




+5V_RUN Place caps close to connector.



ODD Connector




Place caps close to connector.




Quanta Computer Inc.
PROJECT : UM9 UMA


Power





Power button Cable



3VALW ON POWER LOGIC




Check Connector P/N and footprint




Quanta Computer Inc.
PROJECT : UM9 UMA

6/23 COPY FROM RM6


FAN CONTROL




UM3








1. Place C160 close to EMC1422
 2. Place C518 to be close to Q51
- Total capacitance between D+/D- is 2200pF (max)
if use 2200pF for C160, then C518 should be dummy




LAN To DB


		Quanta Computer Inc.	
		PROJECT : UM9 UMA	
Size	Document Number	Rev	
	LAN(AR8152/RJ-45)	1A	
Date:	Wednesday, January 27, 2010	Sheet	38 of 51




UM3



For FDI bus noise






+VCHGR
Control IC: ISL88731A
H/S MOSFET: FDS8884(Fairchild), Qg=13nC, Rds(on)=30mohm, PD:2.5W
L/S MOSFET: FDS8884(Fairchild), Qg=13nC, Rds(on)=30mohm, PD:2.5W
Inductor: 5.8uH +-30% 5.5A SDSL10D40F-5R8Y(TTA), DCR=21mohm
Output Cap: 2*10U 25V(+/-10%,X6S,1206)


QUANTA COMPUTER

Title: Charger (ISL88731)

Size	Document Number	Rev
UM9 UMA		2A

Date: Monday, February 01, 2010 Sheet 41 of 51





$$V_{OUT} = (1 + R1/R2) * 0.75$$

+1.5V_SUS
 Control IC: RT8207A
 H/S MOSFET: FDS8884 (Fairchild), Qg=13nC, Rds(on)=30mohm, PD:2.5W
 L/S MOSFET: FDS6690AS_NL (Fairchild), Qg=23nC, Rds(on)=15mohm, PD:2.5W
 Inductor: 1.5uH+-20% 9A (10D40F-1R5M) (TTA), DCR=10.5mohm
 Output Cap: 1*390U, 2.5V (20%, 105C, 6.3*5.8), ESR=10mohm

VDDQ and VTT discharge control


MODE pin	Discharge mode
V5IN	No discharge
VDDQ	Tracking discharge
S4/GND	Non-tracking discharge

VDDQ output voltage selection

VDDQSET	VDDQ (V)	VTTREF and VTT	NOTE
GND	1.5V	VDDQNS/2	DDR3
V5IN	1.8V	VDDQNS/2	DDR2
FB Resistors	Adjusting	VDDQNS/2	1.5V < VVDDQ < 3V

Outputs Management by S3, S5 control

State	S3	S5	VDDQ	VTTREF	VTT
S0	HI	HI	On	On	On
S3	LO	HI	On	On	Off (Hi-Z)
S4/S5	LO	LO	On (discharge)	Off (discharge)	Off (discharge)




+1.05V_VTT
Fs=280K
TDC : 12.64A
OCP: 18.1A
 Change to short pad. 0126

+1.05V_VTT
 Control IC: RT8204B
 H/S MOSFET: FDSM7692 (Fairchild), Qg=7nC, Rds(on)=13mohm, PD:2.5W
 L/S MOSFET: FDSM0310S (Fairchild), Qg=15nC, Rds(on)=5.15mohm, PD:2.5W
 Inductor: 1.0uH 20% 28A (EPI1004H-1R0M-K01) (TTA), DCR=2.8mohm
 Output Cap: 1*390U, 2.5V (20%, 105C, 6.3*5.8), ESR=10mohm




+1.8V_RUN
TDC : 1.2A
+1.8V_RUN for CPU and PCH

$V_o = 0.75 (R1+R2) / R2$

Title		
+1.05V_VTT(RT8204C)		
Size	Document Number	Rev
	UM9 UMA	2A
Date:	Monday, February 01, 2010	Sheet 44 of 51








+VCC_CORE
Fs=300K
MAX : 48A
OCF : 64A




+VCC_CORE
 Control IC: ADP3212
 H/S MOSFET: FDMS7692 (Fairchild), Qg=7nC, Rds(on)=13mohm, PD:2.5W
 L/S MOSFET: FDMS0310S (Fairchild), Qg=15nC, Rds(on)=5.15mohm, PD:2.5W
 Inductor: 0.36uH+20%±29.8A FDUE1040D-H-R36M-P3 (Tokko), DCR=0.79mohm
 Output Cap: 4*330U 2V(20%,ESR=6,7343,H1.9)


Title		
CPU core (ADP3212MNR2G)		
Size	Document Number	Rev
UMB	UMA	1A
Date:	Monday, February 01, 2010	Sheet 45 of 51




Reserve discharge path




Size UMS UMA	Document Number UMS UMA	Rev 2A
Date: Monday, February 01, 2010		
Sheet 46 of 51		



Title DCIN, BATT CONNECTOR		
Size	Document Number UM9 UMA	Rev 2A
Date:	Monday, February 01, 2010	Sheet 47 of 51



Title		
+1.05V_PCH(RT8209A)		
Size	Document Number	Rev
	UMG UMA	2B
Date:	Monday, February 01, 2010	Sheet 48 of 51



Change to short pad. 0126

Change to short pad. 0126

+VCC_GFX_CORE
Fs=400K
TDC : 12A
OCP:26.4A

Place close to CPU socket
VCC_AXG_SENSE & VSS_AXG_SENSE pins

Place close to PR140, PR141
+GFX_VCORE pins

+VCC_GFX_CORE
 Control IC: ADP3211
 H/S MOSFET: FDMS7692 (Fairchild), Qg=7nC, Rds(on)=13mohm, PD:2.5W
 L/S MOSFET: FDMS0310S (Fairchild), Qg=15nC, Rds(on)=5.15mohm, PD:2.5W
 Inductor: 0.56UH +-20% 25A (MPO104-R56) (Delta), DCR=1.6mohm
 Output Cap: 1*390U, 2.5V (20%, 105C, 6.3*5.8), ESR=10mohm

QUANTA COMPUTER

Title VGA (ADP3211)		
Size UM9 UMA	Document Number	Rev 2A
Date: Monday, February 01, 2010	Sheet 49	of 51

