


JM7B-DISCRETE

PWA FP382, PWB UW445,
SCHEM PM333. (128MB)
VER : 2B




Title Schematic Block Diagram		
Size	Document Number JM7B	Rev 2B
Date: Wednesday, November 01, 2006	Sheet 1	of 57



INDEX

Pg#	Description
1	Schematic Block Diagram
2	Front Page
3-4	Merom
5-10	Crestline
11-14	ICH8M
15-16	DDRII SO-DIMM(200P)
17	Clock Generator
18-23	VGA
24	LCD Conn. & SSP
25	CRT Conn
26	SATA & IDE Conn
27	PCCARD/Conn & 1394
28	Express Card & Smart Card
29	Mini Card
30	MDC Conn.
31	SIO (MEC5025)
32	SIO (MEC5018)
33	SERIAL PORT & USB
34	Flash ROM, RTC & ECE1077
35	TP,BT & FIR
36	Switch,Keyboard & LED
37	FAN & Thermal
38-39	Audio CODEC(STAC9205)/Phone Jack
40-41	LOM (Nineveh)/Switch
42-43	Docking Conn/Q-Switch
44	System Reset Circuit
45-46	Battery Selector & Charger
47	DDR2_1.8VSUS, 0.9V
48	1.5VSUS,1.05V(VTT)
49	VGA DC/DC,1.25V,1.05V
50	CPU_MAX8786(3phase)
51	D/D Power
52	RUN Power Switch
53	DCIN,Batt
54	PAD& SCREW
55	EMI CAP
56	SMBUS BLOCK

Power States

Power Rail	Control Signal	S0/M0	S3/M1	S3/M1	S4/M1	S3/M-off	S4/M-off	S5/M-off
+3.3V_ALW								
+5V_ALW								
+3.3V_LAN								
+1.25V_SRC_M								
+1.05V_M								
+1.8V_SUS								
+0.9V_DDR_VTT								
+5V_SUS								
+3.3V_SUS								
+5V_RUN								
+3.3V_RUN								
+1.8V_RUN								
+1.25V_RUN								
+1.5V_RUN								
+1.05V_VCCP								
VCC_VCRE								
+LCDVCC								
+5V_MOD								
+VCC_GFX_CORE								
+1.25V_GFX_PCl_e								
+2.5V_RUN								


 QUANTA COMPUTER		
Title: Index & Power Status		
Size: JM7B	Document Number: JM7B	Rev: 2C
Date: Friday, October 20, 2006		
Sheet 2 of 57		












ITP700 layout guidelines

Signal	Resistor Value	Connect To	Resistor Placement
TDI	150 ohm ± 5%	VCCP	Place the pull-up near CPU
TMS	39 ohm ± 1%	VCCP	Within 200ps of ITP connector
TRST#	500 to 680 ohm ± 5%	GND	Place the pull-down near CPU
TCK	27 ohm ± 1%	GND	Connect to TCK pin of CPU and then connect it to FBO pin of ITP connector in daisy chain. Place the pull-down near TCK0 pin of ITP connector
TDO	51 ohm ± 5%	VCCP	Place the pull-up near ITP
RESET#	22.6 ohm ± 1% series resistor and pullup 51 ohm ± 1%.	VCCP	Connect to CPU_RST# pin of GMCH through the series resistor placed within 200ps of ITP connector. Place the pull-up after the series resistor from ITP connector.

FSB	BCLK	BSEL2	BSEL1	BSEL0
533	133	0	0	1
667	166	0	1	1
800	200	0	1	0








**QUANTA
COMPUTER**


Title: Crestline (HOST)

Size: JM7B	Document Number: JM7B	Rev: 2C
------------	-----------------------	---------









Date: Thursday, October 26, 2006 Sheet 5 of 57



Santa Rosa Platform MOW WW15
For 4Gb DRAM support,
change Pin-BJ29 to DDR_A_MA14,
change Pin-BE24 to DDR_B_MA14.




Layout Note:
Location of all MCH_CFG strap
resistors needs to be close to
minimize stub.





CFG5	DMI X2 Select	Low=DMIx2 High=DMIx4(Default)
CFG9	PCI Express Graphic Lane	Low= Reverse Lane High=Normal operation
CFG16	FSB Dynamic ODT	Low=Dynamic ODT Disable High=Dynamic ODT Enable(default).
CFG19	DMI Lane Reversal	Low=Normal(default). High=Lane Reversed
CFG20	SDVO/PCIE Concurrent Operation	Low=Only SDVO or PCIEx1 is operational (defaults) High=SDVO and PCIEx1 are operating simultaneously via PEG port
SDVO_CTRL_DATA	SDVO Present	Low=No SDVO Device Present (default) High=SDVO Device Present


File: Cresline (VGA,DMI)
Size: Document Number JM7B Rev 2C
Date: Thursday, October 26, 2006 Sheet 6 of 57




DDR SYSTEM MEMORY A




DDR SYSTEM MEMORY B



Title Crestline (DDR2)		
Size	Document Number JM7B	Rev 2C
Date:	Thursday, October 26, 2006	Sheet 7 of 57




VCC CORE




POWER

VCC SM




VCC GFX


VCC SM LF



VCC GFX NCTF




VCC AXM




Layout Note:
370 mils from edge.


Layout Note:
Inside GMCH cavity.




Non-iAMT



Layout Note:
Place close to GMCH edge.




VCC AXM NCTF




VCC SM

Layout Note:
Place C233 where LVDS
and DDR2 taps.


Layout Note:
Place on the edge.



Title Crestline (VCC,NCTF)		
Size JM7B	Document Number JM7B	Rev 2C
Date: Friday, October 20, 2006	Sheet 8	of 57






VSS




VSS




Title		
Crestline (VSS)		
Size	Document Number	Rev
	JM7B	2C
Date:	Friday, October 20, 2006	Sheet 10 of 57




ICH8M Internal VR Enable Strap (Internal VR for VccSus1.05, VccSus1.5, VccCL1.5)		
ICH_INTVRMEN	Low = Internal VR Disabled	High = Internal VR Enabled(Default)




ICH8M LAN100 SLP Strap (Internal VR for VccLAN1.05 and VccCL1.05)		
ICH_LAN100_SLP	Low = Internal VR Disabled	High = Internal VR Enabled(Default)





Reserved for Intel Nineveh design.






Place all series terms close to ICH8 except for SDIN input lines, which should be close to source. Placement of R603, R600, R607 & R612 should equal distance to the T split trace point as R604, R599, R606 & R608 respective. Basically, keep the same distance from T for all series termination resistors.














Distance between the ICH-8 M and cap on the "P" signal should be identical distance between the ICH-8 M and cap on the "N" signal for same pair.




XOR Chain Entrance Strap		
ICH_RSVD	HDA_SDOUT	Description
0	0	RSVD
0	1	Enter XOR Chain
1	0	Normal Operation (Default)
1	1	Set PCIE port config bit 1



Title: ICH8-M (CPU,IDE,SATA,LPC,AC97,LAN)		
Size: JM7B	Document Number: JM7B	Rev: 2C
Date: Thursday, October 26, 2006	Sheet: 11	of 57





















Short F2 and F3 at the package and keep length to less than 500mils. Trace Impedance should be 60ohms +/- 15%.






Boot BIOS Strap

	REQ#	GNT#	SPI_CS1#
LPC	11	No stuff	No stuff
PCI	10	No stuff	Stuff
SPI	01	Stuff	No stuff






Non-iAMT



Title ICH8-M (PM,GPIO,SMB,CL)		
Size	Document Number JM7B	Rev 2B
Date:	Wednesday, November 01, 2006	Sheet 13 of 57



Pin	Signal	Pin	Signal
A23	VSS[001]	K7	VSS[099]
A5	VSS[002]	L1	VSS[100]
AA2	VSS[003]	L13	VSS[101]
AA7	VSS[004]	L15	VSS[102]
A25	VSS[005]	L26	VSS[103]
AB1	VSS[006]	L27	VSS[104]
AB24	VSS[007]	L4	VSS[105]
AC11	VSS[008]	L5	VSS[106]
AC14	VSS[009]	M12	VSS[107]
AC25	VSS[010]	M13	VSS[108]
AC26	VSS[011]	M14	VSS[109]
AC27	VSS[012]	M15	VSS[110]
AD17	VSS[013]	M16	VSS[111]
AD20	VSS[014]	M17	VSS[112]
AD28	VSS[015]	M23	VSS[113]
AD29	VSS[016]	M28	VSS[114]
AD3	VSS[017]	M29	VSS[115]
AD4	VSS[018]	N1	VSS[116]
AD6	VSS[019]	N11	VSS[117]
AE1	VSS[020]	N18	VSS[118]
AE12	VSS[021]	N19	VSS[119]
AE2	VSS[022]	N2	VSS[120]
AE22	VSS[023]	N14	VSS[121]
AD1	VSS[024]	N15	VSS[122]
AE25	VSS[025]	N16	VSS[123]
AE5	VSS[026]	N17	VSS[124]
AE6	VSS[027]	N18	VSS[125]
AE9	VSS[028]	N26	VSS[126]
AF14	VSS[029]	N27	VSS[127]
AF16	VSS[030]	N4	VSS[128]
AF18	VSS[031]	N5	VSS[129]
AF3	VSS[032]	N6	VSS[130]
AF4	VSS[033]	P12	VSS[131]
AG5	VSS[034]	P13	VSS[132]
AG6	VSS[035]	P14	VSS[133]
AH10	VSS[036]	P15	VSS[134]
AH13	VSS[037]	P16	VSS[135]
AH16	VSS[038]	P17	VSS[136]
AH19	VSS[039]	P23	VSS[137]
AH2	VSS[040]	P29	VSS[138]
AF28	VSS[041]	R11	VSS[139]
AH22	VSS[042]	R12	VSS[140]
AH24	VSS[043]	R11	VSS[141]
AH26	VSS[044]	R13	VSS[142]
AH3	VSS[045]	R14	VSS[143]
AH4	VSS[046]	R15	VSS[144]
AH5	VSS[047]	R16	VSS[145]
AJ5	VSS[048]	R17	VSS[146]
B11	VSS[049]	R18	VSS[147]
B14	VSS[050]	R18	VSS[148]
B17	VSS[051]	R2	VSS[149]
B2	VSS[052]	R28	VSS[150]
B20	VSS[053]	T13	VSS[151]
B22	VSS[054]	T14	VSS[152]
B8	VSS[055]	T15	VSS[153]
C24	VSS[056]	T16	VSS[154]
C27	VSS[057]	T2	VSS[155]
C6	VSS[058]	T12	VSS[156]
D12	VSS[059]	T13	VSS[157]
D15	VSS[060]	T13	VSS[158]
D18	VSS[061]	T14	VSS[159]
D2	VSS[062]	T16	VSS[160]
D4	VSS[063]	T17	VSS[161]
E21	VSS[064]	U23	VSS[162]
E24	VSS[065]	U26	VSS[163]
E4	VSS[066]	U27	VSS[164]
E9	VSS[067]	U3	VSS[165]
F15	VSS[068]	U5	VSS[166]
E23	VSS[069]	U13	VSS[167]
F28	VSS[070]	U15	VSS[168]
F29	VSS[071]	U18	VSS[169]
F7	VSS[072]	U28	VSS[170]
G1	VSS[073]	W2	VSS[171]
E2	VSS[074]	W26	VSS[172]
G10	VSS[075]	W27	VSS[173]
G13	VSS[076]	Y28	VSS[174]
G19	VSS[077]	Y29	VSS[175]
G23	VSS[078]	Y4	VSS[176]
G25	VSS[079]	Y4	VSS[177]
G26	VSS[080]	Y4	VSS[178]
G27	VSS[081]	Y4	VSS[179]
H25	VSS[082]	Y4	VSS[180]
H28	VSS[083]	Y4	VSS[181]
H29	VSS[084]	Y4	VSS[182]
H3	VSS[085]	Y4	VSS[183]
H6	VSS[086]	Y4	VSS[184]
H6	VSS[087]	Y4	VSS[184]
J1	VSS[088]	Y4	VSS[184]
J25	VSS[089]	Y4	VSS[184]
J26	VSS[090]	Y4	VSS[184]
J27	VSS[091]	Y4	VSS[184]
J4	VSS[092]	Y4	VSS[184]
J5	VSS[093]	Y4	VSS[184]
K23	VSS[094]	Y4	VSS[184]
K28	VSS[095]	Y4	VSS[184]
K29	VSS[096]	Y4	VSS[184]
K3	VSS[097]	Y4	VSS[184]
K6	VSS[098]	Y4	VSS[184]
K6	VSS[099]	Y4	VSS[184]
K6	VSS[100]	Y4	VSS[184]
K6	VSS[101]	Y4	VSS[184]
K6	VSS[102]	Y4	VSS[184]
K6	VSS[103]	Y4	VSS[184]
K6	VSS[104]	Y4	VSS[184]
K6	VSS[105]	Y4	VSS[184]
K6	VSS[106]	Y4	VSS[184]
K6	VSS[107]	Y4	VSS[184]
K6	VSS[108]	Y4	VSS[184]
K6	VSS[109]	Y4	VSS[184]
K6	VSS[110]	Y4	VSS[184]
K6	VSS[111]	Y4	VSS[184]
K6	VSS[112]	Y4	VSS[184]
K6	VSS[113]	Y4	VSS[184]
K6	VSS[114]	Y4	VSS[184]
K6	VSS[115]	Y4	VSS[184]
K6	VSS[116]	Y4	VSS[184]
K6	VSS[117]	Y4	VSS[184]
K6	VSS[118]	Y4	VSS[184]
K6	VSS[119]	Y4	VSS[184]
K6	VSS[120]	Y4	VSS[184]
K6	VSS[121]	Y4	VSS[184]
K6	VSS[122]	Y4	VSS[184]
K6	VSS[123]	Y4	VSS[184]
K6	VSS[124]	Y4	VSS[184]
K6	VSS[125]	Y4	VSS[184]
K6	VSS[126]	Y4	VSS[184]
K6	VSS[127]	Y4	VSS[184]
K6	VSS[128]	Y4	VSS[184]
K6	VSS[129]	Y4	VSS[184]
K6	VSS[130]	Y4	VSS[184]
K6	VSS[131]	Y4	VSS[184]
K6	VSS[132]	Y4	VSS[184]
K6	VSS[133]	Y4	VSS[184]
K6	VSS[134]	Y4	VSS[184]
K6	VSS[135]	Y4	VSS[184]
K6	VSS[136]	Y4	VSS[184]
K6	VSS[137]	Y4	VSS[184]
K6	VSS[138]	Y4	VSS[184]
K6	VSS[139]	Y4	VSS[184]
K6	VSS[140]	Y4	VSS[184]
K6	VSS[141]	Y4	VSS[184]
K6	VSS[142]	Y4	VSS[184]
K6	VSS[143]	Y4	VSS[184]
K6	VSS[144]	Y4	VSS[184]
K6	VSS[145]	Y4	VSS[184]
K6	VSS[146]	Y4	VSS[184]
K6	VSS[147]	Y4	VSS[184]
K6	VSS[148]	Y4	VSS[184]
K6	VSS[149]	Y4	VSS[184]
K6	VSS[150]	Y4	VSS[184]
K6	VSS[151]	Y4	VSS[184]
K6	VSS[152]	Y4	VSS[184]
K6	VSS[153]	Y4	VSS[184]
K6	VSS[154]	Y4	VSS[184]
K6	VSS[155]	Y4	VSS[184]
K6	VSS[156]	Y4	VSS[184]
K6	VSS[157]	Y4	VSS[184]
K6	VSS[158]	Y4	VSS[184]
K6	VSS[159]	Y4	VSS[184]
K6	VSS[160]	Y4	VSS[184]
K6	VSS[161]	Y4	VSS[184]
K6	VSS[162]	Y4	VSS[184]
K6	VSS[163]	Y4	VSS[184]
K6	VSS[164]	Y4	VSS[184]
K6	VSS[165]	Y4	VSS[184]
K6	VSS[166]	Y4	VSS[184]
K6	VSS[167]	Y4	VSS[184]
K6	VSS[168]	Y4	VSS[184]
K6	VSS[169]	Y4	VSS[184]
K6	VSS[170]	Y4	VSS[184]
K6	VSS[171]	Y4	VSS[184]
K6	VSS[172]	Y4	VSS[184]
K6	VSS[173]	Y4	VSS[184]
K6	VSS[174]	Y4	VSS[184]
K6	VSS[175]	Y4	VSS[184]
K6	VSS[176]	Y4	VSS[184]
K6	VSS[177]	Y4	VSS[184]
K6	VSS[178]	Y4	VSS[184]
K6	VSS[179]	Y4	VSS[184]
K6	VSS[180]	Y4	VSS[184]
K6	VSS[181]	Y4	VSS[184]
K6	VSS[182]	Y4	VSS[184]
K6	VSS[183]	Y4	VSS[184]
K6	VSS[184]	Y4	VSS[184]
K6	VSS[185]	Y4	VSS[184]
K6	VSS[186]	Y4	VSS[184]
K6	VSS[187]	Y4	VSS[184]
K6	VSS[188]	Y4	VSS[184]
K6	VSS[189]	Y4	VSS[184]
K6	VSS[190]	Y4	VSS[184]
K6	VSS[191]	Y4	VSS[184]
K6	VSS[192]	Y4	VSS[184]
K6	VSS[193]	Y4	VSS[184]
K6	VSS[194]	Y4	VSS[184]
K6	VSS[195]	Y4	VSS[184]
K6	VSS[196]	Y4	VSS[184]
K6	VSS[197]	Y4	VSS[184]
K6	VSS[198]	Y4	VSS[184]
K6	VSS[199]	Y4	VSS[184]
K6	VSS[200]	Y4	VSS[184]


QUANTA COMPUTER

File: ICH8-M (POWER.GND)

Size: Document Number JM7B Rev 2C

Date: Monday, October 23, 2006 Sheet 14 of 57

A is required to route to Top SoDIMM for AMTto function. Ch.A SODIMM needs to be populated for Intel AMT support.





hexainf@hotmail.com
GRATIS - FOR FREE

QUANTA COMPUTER

Title: DDR2 SO-DIMM (200P) X2

Size	Document Number JM7B	Rev 2C
------	----------------------	--------

Date: Thursday, October 26, 2006 Sheet 15 of 57







**QUANTA
COMPUTER**






Title: DDR2 RES ARRAY

Size: JM7B	Document Number: JM7B	Rev: 2C
------------	-----------------------	---------

Date: Thursday, October 26, 2006 Sheet: 16 of 57





Change R496 to 147 ohm TBD and pop R497 84.5 ohm TBD pull down on R496 pin2. CLK_VGA_27M_NSS is max 1.2V.



Non-iAMT

Discrete

Broadcom










FSC	FSB	FSA	CPU	SRC	PCI
1	0	1	100	100	33
0	0	1	133	100	33
0	1	1	166	100	33
0	1	0	200	100	33
0	0	0	266	100	33
1	0	0	333	100	33
1	1	0	400	100	33
1	1	1	RSVD	100	33

PCI_LOM = FCTSEL1

FCTSEL1 (PIN34)	PIN43	PIN44	PIN47	PIN48
0=UMA	DOT96T	DOT96C	96/100M_T	96/100M_C
1 = Disc. GRFX down	27Mout	27MSSout	SRCT0	SRCC0







QUANTA COMPUTER

Title: VGA-G72M (VIDEO)






Size: Document Number JM7B Rev 2A









Date: Wednesday, November 01, 2006 Sheet 19 of 57






Infinion/Hynix	CFG3	CFG2	CFG1	CFG0
128MB(16M*16)	0	0	1	0
256MB(32M*16)	0	1	1	0
	DEV3	DEV2	DEV1	DEV0
(256MB)G72GLM	1	X	0	0
(128MB)G72MV	0	1	1	1

Note: 256MB: Pop R89; depop R90.
128MB: Pop R90; depop R89.





Place All of those
Inductors Caps close
to JTV <200 mils







Populate R340 &
De-populate R652 when
component VIDEO is
enable.

QUANTA COMPUTER


Title: S-Video CONN with SPDIF


Size	Document Number JM7B	Rev 2C
Date:	Thursday, October 26, 2006	Sheet 23 of 57



Shunt capacitors on LVDS for improving WWAN.

LCD B0-	C430	1	2	3.3P/50V_NC	LCD B0+
LCD B1-	C434	1	2	3.3P/50V_NC	LCD B1+
LCD B2-	C425	1	2	3.3P/50V_NC	LCD B2+
LCD BCLK-	C63	1	2	3.3P/50V_NC	LCD BCLK+
LCD A0-	C80	1	2	3.3P/50V_NC	LCD A0+
LCD A1-	C71	1	2	3.3P/50V_NC	LCD A1+
LCD A2-	C72	1	2	3.3P/50V_NC	LCD A2+
LCD ACLK-	C57	1	2	3.3P/50V_NC	LCD ACLK+





Layout Note:
Setting R,G,B trace
impedance to 50 ohm.


Place near
U28, U29 <
200 mil

Place near JVGA1 connector <
200 mil




Title CRT&TV CONN		
Size JM7B	Document Number JM7B	Rev 2C
Date: Thursday, October 26, 2006	Sheet 25	of 57


SATA Connector.



ODD Connector.






MiniCard WLAN connector







JMINI Pin	Debug Pin Name	EC Pin
16	HOST_DEBUG_TX	70
17	HOST_DEBUG_RX	71
19	8051_TX	82
42	8051_RX	81

MiniCard WWAN connector










Support for WoW








Title MINI-PCI		
Size JM7B	Document Number JM7B	Rev 2C
Date: Thursday, October 26, 2006	Sheet 29	of 57

Place as close as possible to JMINI connector

hexainf@hotmail.com
GRATIS - FOR FREE





**MEC5025 EC-08
128 PIN VTQFP**

POWER PLANES (6)

POWER SWITCH (6)

ACCESS BUS (4)

GPIO (36)

MISCELLANEOUS (8)















KEYBOARD/MOUSE (26)

PCI POWER/LPC BUS (9)









HOST/8051 SPI (8)

CLOCK (3)

POWER PLANES (9)



Title Ultra I/O Controller MEC5025		
Size	Document Number JM7B	Rev 2C
Date:	Thursday, October 26, 2006	Sheet 31 of 57




QUANTA COMPUTER

Title: Ultra I/O Controller ECE5028



Size	Document Number JM7B	Rev 2B
------	----------------------	--------

Date: Wednesday, November 01, 2006 Sheet 32 of 57


External USB PORT hookup reference. Your design may need more or less external ports and may be mapped differently




Platforms should put in PADS for the USB chokes if they have the room. Chokes should be NOPOP.




Place these beads close to JCOM1 as soon as possible
If MAX3243 pin 22 tied to RUN_ON, then it can not support Ring Out



Ext Side




Ext Back



Title		
SERIAL PORT & USB		
Size	Document Number	Rev
	JM7B	2C
Date:	Thursday, October 26, 2006	Sheet 33 of 57


16Mbit (2M Byte), SPI

Layout Note:
Place R529 within 500 mils from SPI flash.
Place R537 & R533 within 500 mils of the MEC5025.




- 12 SPI_CS#
- 31 EC_FLASH_SPI_CLK
- 31 EC_FLASH_SPI_DO
- 31 EC_FLASH_SPI_DIN


RTC BATTERY




Keyboard Scan Extension




Touch Pad



Bluetooth



FIR




QUANTA COMPUTER

Title: TOUCH PAD, BULE TOOTH & FIR


Size: Document Number JM7B Rev 2C

Date: Thursday, October 26, 2006 Sheet 35 of 57


HDD activity LED.





Blue tooth LED.




Power & Suspend.




Sniffer LED




Keyboard Connector




Battery status.




Sniffer Switch






















Hall Switch



WLAN





QUANTA COMPUTER

Title: FAN & THERMAL

Size	Document Number JM7B	Rev 2C
Date:	Wednesday, November 01, 2006	Sheet 37 of 57




INTERNAL SPEAKER AMP

Package 1206 For THD+N performance and Vista Logo requirements.









X7R

AUD LINE OUT L C334 1 2 0.033U/200V
 AUD LINE OUT R C291 1 2 0.033U/200V
 AUD HP OUT L C768 2 1 2.2U/25V
 AUD HP OUT R C751 2 1 2.2U/25V

For TPA6040A, pop R551, depop R552.






GAIN1	GAIN2	GAIN
0	0	6dB
0	1	10dB
1	0	15.6dB
1	1	21.6dB





AZALIA (HD) CODEC

STAC9205
QFN 48PIN



For tuning, R257 0 AUD_EAPD SPDIF_OUT





QUANTA
COMPUTER

Title: Azelia CODEC


Size: JM7B	Document Number: JM7B	Rev: 2C
------------	-----------------------	---------

Date: Thursday, October 26, 2006 Sheet: 38 of 57





QUANTA COMPUTER

Title		AUDIO CONN
Size	Document Number	Rev
	JM7B	2C
Date:	Wednesday, November 01, 2006	Sheet 39 of 57




Place filters close to the power pins - 0.1uF should be closest to the power pin. Minimize the loop path from pin to cap to power feed via. The length of the path from the ground side of the cap to the ground via should also be minimized.



BCM5755M



10mm x 10mm
BGA144




Layout Note:
Place termination resistors close to LAN controller (less than 0.25").

Reserved for BCM5752 as back-up solution. Reserved as optional EMI filtering for BCM5755M.


Place R53 as close as possible to the ASIC. Pad is needed to measure 125Mhz clock for debugging.



Layout Note:
Place filters close to the power pins - 0.1uF should be closest to the power pin. Minimize the loop path from pin to cap to power feed via. The length of the path from the ground side of the cap to the ground via should also be minimized.








Reserved for EMI.




25MHz +5 ppm 300uW Crystal.


RDAC resistor R674 - 1%
- 1.15K for Docking solutions with analog s/w
- 1.24K for Non-Docking solutions
Place as close to the ASIC as possible



LOM_REGSEN12 and LOM_REGSEN25 should be routed using a trace from the load (PNP) back to the controller. Do not use a direct connection to the power plane. Use 8 mils trace width for these signals.



LOM_CABLE_DETECT goes to an input on a system microcontroller that can poll this signal periodically and can de-assert the LOM_LOW_PWR when LOM_CABLE_DETECT signal is high. Connect to an EC GPIO defined by the GPIO mapping.




Logic High Voltage must be 0.7V to 2.75V






Title LAN Broadcom 5755		
Size	Document Number JM7B	Rev 2C
Date:	Thursday, October 26, 2006	Sheet 40 of 57

TRANSFORM+RJ45




36nH is a suggested value.
Actual value will be system dependent.
Must use 0603 package for lower DC resistance.




32,43 DOCKED
DOCKED
SEL 0: RJ45.
SEL 1: Dock.







Use 2.5V_LOM for center tap on magnetics when using Broadcom; 1.8V_LOM for Intel only



	NV_STRAP1	NV_STRAP0	S0	SI	CS#	SCLK
Auto-Sense Mode	0	0	0	0	0	0
ST M45PE20	0	1	1	0	0	1
Atmel AT45BCM021B	0	1	0	1	0	1












SMBUS ADDRESS :
 DOCK/APR Microprocessor -- 74H
 DOCK USB/IDE Interface(FX2) -- 72H

DOCK SMBus -
 Battery 16H
 Charger 12H
 IDE I/F 70H
 D-BAY 72H
 SIO 48H



LAYOUT NOTES:
 Follow the Intel Platform Design Guideline routing recommendations for the following buses: PCI, DVI, LPC & USB.

LAYOUT NOTES1:
 Terminators should be as close as possible to dock connector pins. Keep traces as short as possible.



QUANTA COMPUTER

Title: Docking Station CONN.

Size	Document Number JM7B	Rev 2B
------	----------------------	--------

Date: Wednesday, November 01, 2006 Sheet 43 of 57





Non-iAMT

48 1.25V_RUN_PWRGD R373 1 2 0


Discrete







50 GFX_CORE_PWRGD R159 1 2 0

49 1.5V_RUN_PWRGD R144 1 2 0
48 1.05V_RUN_PWRGD R140 2 2 0
37 2.5V_RUN_PWRGD R138 1 2 0



Keep Away from high speed buses







QUANTA COMPUTER

File: RUN POWER SW

Size	Document Number JM7B	Rev 2C
Date: Friday, November 03, 2006	Sheet 53	of 57




PQ2--Three transistor can be used for PQ2(pin compatible):FDV301N/FDV303N has low Vgs_on w/buit-in ESD protection.MMBT100 BJT works in reverse conduction mode.


D12--This diode is no-stderr populate if PQ2 gets damaged by ESD.

PR1--This resistor must be depopulated if FDV301N/FDV303 are used to avoid a 1.36mA constant current drain from +3VALW. Thus, BIOS will not be to switch Q1 off. MMBT100 will not have that issue.

DOCK_PSID--To Docking connector(PSID from the dock)







PSID--To Power Management Controller or EC(ex: Macallan3)



PC6--This Capacitor should be used only as last resort for EMI suppression. Capacitance should be as small as possible.







Title SCREW PAD		
Size JM7B	Document Number JM7B	Rev 2C
Date: Friday, October 20, 2006	Sheet 55	of 57

Reserved for EMI.


Stitching caps




**Page 26
SATA (HDD&CD_ROM)**




**Page 27
PCCARD /CONN**




**Page 38
Azelia CODEC**




**Page 40
LAN(BCM5755M)**




**Page 48
1.25V & 1.05V(MAX8778)**



**Page 51
CPU_MAX8786(3phase)**




**Page 52
D/D Power**



ICH8-M

SIO MEC5025



QUANTA COMPUTER

Title: SMBUS BLOCK

Size: Document Number JM7B Rev 2C

Date: Friday, October 20, 2006 Sheet 57 of 57