

# ASUS CONFIDENTIAL

MODEL NAME : *Elsa*

PCB NO : ???

ASUS P/N : ???

## Lanai UMA Schematics Document

uFCPGA Mobile Merom  
Intel Crestline-GM + ICH8M

2007-03-19

REV :1.2(DELL: X02)

MB PCB

Part Number	Description
DA80004H0L	PCB 008 LA-3071P REV0 M/B

*BOM NO. ???*

*PCB P/N: ???*

PROJECT:

REVISION

1.2

DATE: Monday, March 19, 2007

SHEET 1 OF 68

DESCRIPTION:

Cover Page

SCHEMATIC FILE NAME :

RELEASE DATE :

DESIGN ENGINEER :

# LANAI: UMA

**CLOCK**  
CK410M+LP  
PG 21

**POWER**

POWER SEQUENCE LOGIC	PG 51
POWER CHARGER	PG 57
POWER CONTROL SWITCH	PG 49
DISCHARGE PATH	PG 49
+3.3V_SUS/+5V_SUS/+3.3V_RUN +5V/+3.3V/+1.8V/+1.25V_RUN	

POWER CON. PG 59

**Merom**  
(478 Micro-FCPGA)  
PG 7,8  
(Symbol Rev.09)

**POWER**

POWER I/O	PG 55
+1.5V_RUN/+1.05V_VCCP	
REGULATOR	PG 58
+VCC_GFX_CORE/+1.25V_RUN	
POWER VCORE	PG 53
POWER SYSTEM	PG 54
5V_ALW & 3.3V_ALW	
REGULATOR	PG 56
+1.8V_SUS/+0.9V_DDR_VTT	

Panel Connector  
PG 28

**Crestline**  
1299 uFCBGA  
PG 9,10,11,12,13,14  
(Symbol Rev.09)

DDR2-SODIMM1  
PG 19

DDR2-SODIMM2  
PG 19

**IO Board**

CRT CONN.	VGA	D.B CON PG 50
TV CONN.	TVOUT	
USB CONN.x2	USB2.0 (P2,3)	
MINI-CARD WLAN	PCIEx1 (Lane2)	
MINI-CARD WWAN	USB2.0 (P9)	

USB CONN.  
PG 39  
USB Board

**ICH8-M**  
676 BGA  
PG 15,16,17,18  
(Symbol Rev.09)

CARD READER  
1394/R5C833  
PG 32,33,34

BCM5906KMLG  
QFN-68 PG 47

RJ45/Magnetic  
PG 48

SIM CARD  
SIM CARD Board

AUDIO/AMP  
PG 44,45,46

MDC  
PG 36

S/PDIF TO TV CONN.  
PG 30

DIGITAL MIC.  
PG 28

Speaker CON  
PG 46

WtoB CON  
PG 46

Audio Jacks \*3  
JACK Board

RJ11  
RJ11 Board

SIO MEC5025  
128KB Flash  
TMKBC  
128 Pins VTQFP  
PG 37

SIO ECE5011  
Expander  
USB 2.0 Hub (4)  
128 Pins VTQFP  
PG 38

CAMERA  
PG 28

SATA  
SATA-HDD  
PG 31

IDE  
CD-ROM  
PG 31

Bluetooth  
PG 41

CIR  
PG 41

FLASH  
PG 40

Touchpad CON.  
PG 41

FAN & THERMAL  
EMC4001  
PG 43

USER INTERFACE  
PG 42

SNIFFER  
PG 42

CAPBTN CON.  
PG 40

PROJECT:	REVISION	DATE: Monday, March 19, 2007	DESCRIPTION:	SCHEMATIC FILE NAME:	DESIGN ENGINEER:
	1.2	SHEET 2 OF 68	BLOCK DIAGRAM	RELEASE DATE:	



Footprint Definition	
Resistor	Footprint is 0402 if there is no description
Capacitor	Footprint is 0402 if there is no description
Ferrite Bead	Footprint is 0603 if there is no description

**Layout Note**

For all of ESD diode, they should be placed as close as possible to connectors and the signals from connectors should be routed to ESD diodes first. There is no branch or via before diodes

PCI TABLE			
PCI DEVICE	IDSEL	REQ#/GNT#	PIRQ
R5C833	PCI_AD17	PCI_REQ1# PCI_GNT1#	PCI_PIRQC# PCI_PIRQD#

PCI Express TABLE	
Lane 1	WWAN / Mini Card
Lane 2	WLAN / Mini Card
Lane 3	
Lane 4	ExpressCard
Lane 5	
Lane 6	LAN BCM5906KMLG

USB TABLE	
ICH8-0 (EHCI#1)	User1 (Single port , in USB BD)
ICH8-1 (EHCI#1)	User2 (Single port , in USB BD)
ICH8-2 (EHCI#1)	User3 (Dual port-bottom , in I/O BD)
ICH8-3 (EHCI#1)	User4 (Dual port-top , in I/O BD)
ICH8-4 (EHCI#1)	
ICH8-5 (EHCI#1)	Camera
ICH8-6 (EHCI#2)	ExpressCard
ICH8-7 (EHCI#2)	BT Module
ICH8-8 (EHCI#2)	
ICH8-9 (EHCI#2)	WWAN / Mini Card

Note : No USB for WLAN

**PROJECT: Lanai**

REVISION	DATE: <b>Monday, March 19, 2007</b>
<b>1.2</b>	SHEET <b>4</b> OF <b>68</b>

DESCRIPTION: **Bus Connection**


SCHMATIC FILE NAME :	<b>&lt;OrgName&gt;</b>
RELEASE DATE :	


DESIGN ENGINEER :

**ICH8-M**

**SIO  
MEC5025**

**VGA**






**DELL CONFIDENTIAL/PROPRIETARY**


PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

PROJECT: <b>Lanai</b>	REVISION	DATE: <b>Monday, March 19, 2007</b>	DESCRIPTION:	SCHMATIC FILE NAME :	DESIGN ENGINEER :
	<b>1.2</b>	SHEET <b>6</b> OF <b>68</b>	<b>Power Rail</b>	RELEASE DATE :	







8 inside cavity, north side, secondary layer.




8 inside cavity, south side, secondary layer.




6 inside cavity, north side, primary layer.





6 inside cavity, south side, primary layer.




Layout out:  
Place these inside socket cavity on North side secondary.



100U/25V \*4 Remove to POWER CIRCUIT .








Layout Note:  
Place 0.01U/25V near PIN B26.



Route VCCSENSE and VSSSENSE traces at 27.4ohms with 50 mils spacing and length matched to within 25 mil. Place PU and PD within 1 inch of CPU.







Location Note:  
Location of all MCH\_CFG strap resistors need to be close to minimize stub.



7,21 CPU\_MCH\_BSEL0  
7,21 CPU\_MCH\_BSEL1  
7,21 CPU\_MCH\_BSEL2

17 PM\_BMBUSY# <<> G41  
7,15,53 H DPRSTP# L38  
19 PM\_EXTTSS0 R19  
19 PM\_EXTTSS1 R36  
17,51 ICH\_PWRGD PLTRST#\_R AW49  
43 THERMTrip MCH# N20  
17,53 DPRSLPVR G36

16 SB\_NB\_PCIE\_RST# R357 100Ohm 5% 7  
16,35,37 PLTRST# R358 100Ohm 5% 1  
R360 00Ohm 5% 2

UMA  
UMA  
UMA

CFG5	DMI X2 Select	Low=DMIx2 High=DMIx4 (Default)
CFG9	PCI Express Graphic Lane	Low=Reverse Lane High=Normal operation
CFG16	FSB Dynamic ODT	Low=Dynamic ODT Disable High=Dynamic ODT Enable (default)
CFG19	DMI Lane Reversal	Low=Normal (default) High=Lane Reversed
CFG20	SDVO/PCIe Concurrent Operation	Low=Only SDVO or PCIe1 is operational (defaults) High=SDVO and PCIe1 are operating simultaneously via PEG port
SDVO_CTRL_DATA	SDVO Present.	Low=No SDVO Device Present (defaults) High=SDVO Device Present



PROJECT: Lanai


REVISION  
1.2

DATE: Monday, March 19, 2007  
SHEET 11 OF 68


DESCRIPTION:  
Crestline (DDR2)

SCHEMATIC FILE NAME: <OrgName>  
RELEASE DATE:

DESIGN ENGINEER:



<b>PROJECT: Lanai</b>	REVISION	DATE: <i>Monday, March 19, 2007</i>	DESCRIPTION:	SCHEMATIC FILE NAME:	DESIGN ENGINEER :
	<b>1.2</b>	SHEET <b>12</b> OF <b>68</b>	<i>Crestline (VCC, NCTF)</i>	<b>&lt;OrgName&gt;</b>	
				RELEASE DATE :	




**PROJECT: Lanai**

REVISION **12**  
 SHEET **13** OF **68**

DATE: **Monday, March 19, 2007**  
 DESCRIPTION: **Crestline (POWER)**














SCHEMATIC FILE NAME: **<OrgName>**  
 RELEASE DATE:





DESIGN ENGINEER:







PROJECT: Lanai	REVISION	DATE: Monday, March 19, 2007	DESCRIPTION:	SCHMATIC FILE NAME :	<OrgName>	DESIGN ENGINEER :
	1.2	SHEET 14 OF 68	Crestline (VSS)	RELEASE DATE :		





























Layout Note:  
 Place 15 ohm within  
 500 mils from ICH.



Short F2 and F3 at the package  
 and keep length to less than  
 500mils. Trace Impedance  
 should be 60ohms +/- 15%.








PROJECT: Lanai

REVISION 1.2  
DATE: Monday, March 19, 2007  
SHEET 17 OF 68

DESCRIPTION: ICH8: SMB/PWR/CLK/GPIO

SCHEMATIC FILE NAME: <OrgName>  
RELEASE DATE:

DESIGN ENGINEER:



J32E		ICH8-M	
A23	VSS[0001]	K7	VSS[0099]
A5	VSS[0002]	L1	VSS[0100]
A6	VSS[0003]	L16	VSS[0101]
A7	VSS[0004]	L26	VSS[0102]
AB1	VSS[0005]	L27	VSS[0103]
AB2	VSS[0006]	L26	VSS[0104]
AB3	VSS[0007]	L5	VSS[0105]
AC11	VSS[0008]	M12	VSS[0106]
AC14	VSS[0009]	M13	VSS[0107]
AC25	VSS[0010]	M13	VSS[0108]
AC26	VSS[0011]	M14	VSS[0109]
AC27	VSS[0012]	M15	VSS[0110]
AD17	VSS[0013]	M17	VSS[0111]
AD18	VSS[0014]	M16	VSS[0112]
AD29	VSS[0015]	M23	VSS[0113]
AD29	VSS[0016]	M28	VSS[0114]
AD3	VSS[0017]	M3	VSS[0115]
AD3	VSS[0018]	M9	VSS[0116]
AD6	VSS[0019]	N1	VSS[0117]
AE1	VSS[0020]	N11	VSS[0118]
AE12	VSS[0021]	N12	VSS[0119]
AE2	VSS[0022]	N13	VSS[0120]
AE2	VSS[0023]	N14	VSS[0121]
AE2	VSS[0024]	N16	VSS[0122]
AE5	VSS[0025]	N17	VSS[0123]
AE9	VSS[0026]	N26	VSS[0124]
AE14	VSS[0027]	N27	VSS[0125]
AE16	VSS[0028]	N4	VSS[0126]
AE18	VSS[0029]	N6	VSS[0127]
AE3	VSS[0030]	N6	VSS[0128]
AE3	VSS[0031]	N6	VSS[0129]
AE3	VSS[0032]	N6	VSS[0130]
AE4	VSS[0033]	P12	VSS[0131]
AG5	VSS[0034]	P14	VSS[0132]
AG6	VSS[0035]	P14	VSS[0133]
AH10	VSS[0036]	P15	VSS[0134]
AH13	VSS[0037]	P16	VSS[0135]
AH16	VSS[0038]	P17	VSS[0136]
AH19	VSS[0039]	P23	VSS[0137]
AH2	VSS[0040]	P28	VSS[0138]
AH22	VSS[0041]	P29	VSS[0139]
AH22	VSS[0042]	R11	VSS[0140]
AH24	VSS[0043]	R12	VSS[0141]
AH3	VSS[0044]	R13	VSS[0142]
AH4	VSS[0045]	R14	VSS[0143]
AH4	VSS[0046]	R15	VSS[0144]
AH5	VSS[0047]	R16	VSS[0145]
AH6	VSS[0048]	R17	VSS[0146]
AH7	VSS[0049]	R18	VSS[0147]
B14	VSS[0050]	R28	VSS[0148]
B17	VSS[0051]	R4	VSS[0149]
B2	VSS[0052]	T12	VSS[0150]
B20	VSS[0053]	T13	VSS[0151]
B22	VSS[0054]	T14	VSS[0152]
B8	VSS[0055]	T15	VSS[0153]
C24	VSS[0056]	T17	VSS[0154]
C27	VSS[0057]	T2	VSS[0155]
C27	VSS[0058]	T2	VSS[0156]
CB	VSS[0059]	T2	VSS[0157]
D12	VSS[0060]	U12	VSS[0158]
D15	VSS[0061]	U13	VSS[0159]
D18	VSS[0062]	U15	VSS[0160]
D2	VSS[0063]	U16	VSS[0161]
D4	VSS[0064]	U17	VSS[0162]
E21	VSS[0065]	U23	VSS[0163]
E4	VSS[0066]	U27	VSS[0164]
E9	VSS[0067]	U3	VSS[0165]
F15	VSS[0068]	U5	VSS[0166]
F23	VSS[0069]	U5	VSS[0167]
F28	VSS[0070]	U15	VSS[0168]
F28	VSS[0071]	U15	VSS[0169]
F28	VSS[0072]	U28	VSS[0170]
F7	VSS[0073]	Y29	VSS[0171]
G1	VSS[0074]	W2	VSS[0172]
E2	VSS[0075]	W26	VSS[0173]
G10	VSS[0076]	W27	VSS[0174]
G19	VSS[0077]	W28	VSS[0175]
G23	VSS[0078]	Y29	VSS[0176]
G25	VSS[0079]	Y4	VSS[0177]
G26	VSS[0080]	Y4	VSS[0178]
G26	VSS[0081]	Y4	VSS[0179]
G27	VSS[0082]	Y4	VSS[0180]
H25	VSS[0083]	AB5	VSS[0181]
H28	VSS[0084]	AB6	VSS[0182]
H29	VSS[0085]	AD5	VSS[0183]
H5	VSS[0086]	LM4	VSS[0184]
HE	VSS[0087]	W24	VSS[0185]
J1	VSS[0088]		
J25	VSS[0089]	VSS_NCTF[01]	A1
J26	VSS[0090]	VSS_NCTF[02]	A28
J26	VSS[0091]	VSS_NCTF[03]	A28
J27	VSS[0092]	VSS_NCTF[04]	A29
J4	VSS[0093]	VSS_NCTF[05]	AH1
J4	VSS[0094]	VSS_NCTF[06]	AH2
K23	VSS[0095]	VSS_NCTF[07]	AJ1
K28	VSS[0096]	VSS_NCTF[08]	AJ2
K3	VSS[0097]	VSS_NCTF[09]	AJ28
K6	VSS[0098]	VSS_NCTF[10]	AJ29
K6	VSS[0099]	VSS_NCTF[11]	B1
K6	VSS[0100]	VSS_NCTF[12]	B29

PROJECT: Lanai

REVISION 1.2

DATE: Monday, March 19, 2007

DESCRIPTION: ICH8-M (POWER, GND)







SHEET 18 OF 68



SCHEMATIC FILE NAME: <OrgName>

DESIGN ENGINEER:

RELEASE DATE:

A is required to route to Top  
SODIMM for AMT to function  
Ch.A SODIMM needs to be  
populated for Intel AMT support.
















Please these resistor closely DIMMA, all trace length<750 mil.

Please these resistor closely DIMMB, all trace length<750 mil.

<b>PROJECT: Lanai</b>	REVISION	DATE: <b>Monday, March 19, 2007</b>	DESCRIPTION:	SCHEMATIC FILE NAME :	<OrgName>	DESIGN ENGINEER :
	<b>1.2</b>	SHEET <b>20</b> OF <b>68</b>	<b>DDR2 SO-DIMM (1)</b>	RELEASE DATE :		




FSC	FSB	FSA	CPU	SRC	PCI
1	0	1	100	100	33
0	0	1	133	100	33
0	1	1	166	100	33
0	1	0	200	100	33
0	0	0	266	100	33
1	0	0	333	100	33
1	1	0	400	100	33
1	1	1	RSVD	100	33

PCI\_LOM=FCTSEL1

FCTSEL1 (PIN 34)	Pin43	Pin44	Pin47	Pin48
0 = UMA	DOT96T	DOT96C	96/100M T	96/100M C
1 = Disc.	27Mout	27M SSout	SRCT0	SRCC0
GRFX down				





**PROJECT: Lanai**

REVISION  
**1.2**


DATE: **Monday, March 19, 2007**  
SHEET **23** OF **68**

DESCRIPTION:

SCHEMATIC FILE NAME :  
RELEASE DATE :

**<OrgName>**

DESIGN ENGINEER :



**PROJECT: Lanai**

REVISION  
**12**

DATE: *Monday, March 19, 2007*  
SHEET **24** OF **68**

DESCRIPTION:

SCHEMATIC FILE NAME :

**<OrgName>**

DESIGN ENGINEER :

RELEASE DATE :



1	2	3	4	5
2				
3				
4				
5				

**PROJECT: Lanai**

REVISION  
**1.2**

DATE: *Monday, March 19, 2007*  
SHEET **25** OF **68**


DESCRIPTION:

SCHEMATIC FILE NAME :  
RELEASE DATE :

**<OrgName>**

DESIGN ENGINEER :

5	4	3	2	1	
D				D	
C				C	
B				B	
A				A	
PROJECT: <b>Lanai</b>	REVISION <b>1.2</b>	DATE: <b>Monday, March 19, 2007</b> SHEET <b>26</b> OF <b>68</b>	DESCRIPTION:	SCHEMATIC FILE NAME : RELEASE DATE :	DESIGN ENGINEER :
5	4	3	2	1	



PROJECT: **Lanai**


REVISION  
**1.2**


DATE: **Monday, March 19, 2007**  
SHEET **27** OF **68**


DESCRIPTION:

SCHEMATIC FILE NAME :  
RELEASE DATE :



DESIGN ENGINEER : *Sean Kuo*










### SATA Connector



### ODD Connector




PROJECT: Lanai

REVISION: 1.2  
 DATE: Monday, March 19, 2007  
 SHEET: 31 OF 68

DESCRIPTION: SATA (HDD & CD\_ROM)

SCHEMATIC FILE NAME: <OrgName>  
 DESIGN ENGINEER:  
 RELEASE DATE:










<b>PROJECT: Lanai</b>	REVISION	DATE: Monday, March 19, 2007	DESCRIPTION:	SCHEMATIC FILE NAME:	DESIGN ENGINEER:
	1.2	SHEET 32 OF 68	R5C833 - PCI INTERFACE	<OrgName>	
RELEASE DATE:					





Recommended Crystal Specs from Data Sheet:

Normal Frequency : 24.576 Mhz  
 Frequency Tolerance : +/- 50ppm @ 25C  
 Driver Level : .1 mW  
 Load capacitance : 10pF  
 Equ. Resistance : 50 Ohm Max  
 Shunt Capacitance : 7.0pF Max







# Express Card



Please the cap near connector.





Please the cap near connector.




PCI-Express TX and RX direct to connector .


+1.5V\_CARD Max. 650mA, Average 500mA.  
+3V\_CARD Max. 1300mA, Average 1000mA.




Please the cap near pin 12 & 14 (1.5VIN).




Please the cap near pin 2 & 4 (3.3VIN).




Please the cap near pin 17 (AUXIN).









Please the cap near pin 15 (AUXOUT).






Please the cap near pin 3 & 5 (3.3VOUT).




Please the cap near pin 11 & 13 (1.5VOUT).









24MHz Clock



Crystal and surrounding components not needed unless SIO USB Hub is utilized



Place these caps near ECE5011



R514 R479, ECE5011 is suff, ECE5021 is not stuff



Note: for ECE5011 only ECE5021 will be non\_stuff




R462 R489 R490, ECE5011 is suff, ECE5021 is not stuff

R504 R505 R463, ECE5011 is suff, ECE5021 is not stuff

R498 R493 R506, ECE5011 is suff, ECE5021 is not stuff


Reserved for Broadcom LOM solution









### Touch Pad




Please refer to item 191 of issue\_list\_0517\_TDC , "Lanai plan to use 3V TP controller. No need TP\_VCC" . So we delete this circuit which supply TP\_VCC power.


### Bluetooth




### CIR




### HALL SENSOR




### HDD activity LED




### BT activity LED




### Power&Suspend




### Sniffer LED driver circuit



### Battery status




### Sniffer Switch




No. 8



### WLAN



### Hall Switch




### LEDs and Sniffer LEDs



Layout Note: C pad is used as a Provision For External Power Cycling. Must place C on top to be accessed when Keyboard is removed.

### Media Bottom Board LED drive circuit



PROJECT: Lanai






REVISION  
1.2

DATE: Monday, March 19, 2007  
SHEET 42 OF 68

DESCRIPTION:  
SWITCH & LED












SCHEMATIC FILE NAME : <OrgName>  
RELEASE DATE :


DESIGN ENGINEER :  
C







### Guardian

Note:  
150K input impedance on VCP1 (Pin 43)






PORT C : LEAVE NC  
 IF NO INTERNAL MICS.  
 Port A----> HP1  
 Port D----> Speaker  
 Port E----> ext Mic  
 Port F----> HP2



For TV port



PROJECT: Lanai





REVISION  
 1.2

DATE: Monday, March 19, 2007  
 SHEET 44 OF 68


DESCRIPTION:  
 STAC9228

SCHEMATIC FILE NAME :  
 RELEASE DATE :

DESIGN ENGINEER :  
 Yihao Yeh



Gain1	Gain2	Gain
0	0	6 dB
0	1	10 dB
1	0	15.6 dB
1	1	21.6 dB



PROJECT: Lanai

REVISION  
1.2

DATE: Monday, March 19, 2007  
SHEET 45 OF 68




DESCRIPTION:  
AMP MAX9789

SCHEMATIC FILE NAME : <OrgName>  
RELEASE DATE :

DESIGN ENGINEER :  
Yihao Yeh

Maxim: 1.8V ~ 3.6V  
 TI: 1.8V ~ 4.5V

NOTE: MAKE SURE THERMAL PAD (Pin21) UNDER MAX4411 IS NOT CONNECTED TO GND







PROJECT: Lanai

REVISION: 1.2  
 DATE: Monday, March 19, 2007  
 SHEET: 46 OF 68


DESCRIPTION: AMP MAX4411 & AUDIO JACK

SCHEMATIC FILE NAME: <OrgName>  
 RELEASE DATE:

DESIGN ENGINEER: Yihao Yeh




<b>PROJECT: Lanai</b>	REVISION	DATE: <b>Monday, March 19, 2007</b>	DESCRIPTION:	SCHEMATIC FILE NAME:	DESIGN ENGINEER:
	<b>1.2</b>	SHEET <b>47</b> OF <b>68</b>	<b>LAN BCM5906MKMLG(QFN-68)</b>	<b>&lt;OrgName&gt;</b>	<b>Ivan Chou</b>
				RELEASE DATE:	




**+3.3V LAN Source Guideline:**

1. Use +3.3V\_SUS if Wake-on-LAN is NOT required out of S4, S5
2. Use +3.3V\_SRC if Wake-on-LAN is required out of S4, S5



<b>PROJECT: Lanai</b>	REVISION	DATE: <b>Monday, March 19, 2007</b>	DESCRIPTION:	SCHMATIC FILE NAME :	<OrgName>	DESIGN ENGINEER :
	<b>1.2</b>	SHEET <b>48</b> OF <b>68</b>	<b>Magnetics and RJ-45</b>	RELEASE DATE :		<b>Ivan Chou</b>





PROJECT: Lanai

REVISION  
1.2



DATE: Monday, March 19, 2007  
SHEET 49 OF 68

DESCRIPTION:  
Power Control Switch

SCHEMATIC FILE NAME :  
RELEASE DATE :

DESIGN ENGINEER :  
Eric Ko

No. 21



PROJECT: Lanai

REVISION  
1.2




DATE: Monday, March 19, 2007  
SHEET 50 OF 68

DESCRIPTION: BtoB CON




SCHEMATIC FILE NAME : <OrgName>  
RELEASE DATE :

DESIGN ENGINEER : STANLY HSU


Discrete



Keep Away from high speed buses




PROJECT: Lanai	REVISION: 1.2	DATE: Monday, March 19, 2007	DESCRIPTION: Power Sequence Logic	SCHEMATIC FILE NAME:	DESIGN ENGINEER: C.L. Ho
	SHEET: 51	OF: 68		RELEASE DATE:	



<b>PROJECT: Lanai</b>	REVISION	DATE: <b>Monday, March 19, 2007</b>	DESCRIPTION:	SCHMATIC FILE NAME :	<OrgName>	DESIGN ENGINEER :
	<b>1.2</b>	SHEET <b>52</b> OF <b>68</b>	<b>XDP</b>	RELEASE DATE :		<b>Terry Lin</b>

Design Current:35.2A  
 Maximum current:44A  
 OCP point min.50A



**PROJECT: Lanai**

REVISION: 1.2  
 DATE: Monday, March 19, 2007  
 SHEET: 53 OF 68


DESCRIPTION: **POWER\_VCORE**

SCHEMATIC FILE NAME: <OrgName>  
 RELEASE DATE:

DESIGN ENGINEER: **JEFF**

5 Volt +/-5%  
 Design Current:6.11A  
 Maximum current:8.72A  
 OCP point min. : 8.82A


3.3 Volt +/-5%  
 Design Current:6.14A  
 Maximum current:8.78A  
 OCP point min. 13.14A



<b>PROJECT: Lanai</b>	REVISION	DATE: <b>Monday, March 19, 2007</b>	DESCRIPTION:	SCHMATIC FILE NAME :	DESIGN ENGINEER :
	<b>1.2</b>	SHEET <b>54</b> OF <b>68</b>	<b>POWER_SYSTEM5V_ALW&amp;3.3V_ALW</b>	<OrgName>	<b>JEFF</b>
				RELEASE DATE :	


1.5 Volt +/-5%  
 Design Current: 3.02A  
 Maximum current: 4.31A  
 OCP point min. : 9.37A

1.05 Volt +/-5%  
 Design Current: 12.42A  
 Maximum current: 17.75A  
 OCP point min. 11.91A  
 (OCP point typ.: 15.71A)



51 1.5V\_RUN\_PWRGD <- +1.5V\_PG1

51 1.05V\_RUN\_PWRGD <- +1.05V\_PG2



PROJECT: Lanai	REVISION	DATE: Monday, March 19, 2007	DESCRIPTION:	SCHMATIC FILE NAME: <OrgName>	DESIGN ENGINEER :
	1.2	SHEET 55 OF 68	POWER I/O 1.5VS & 1.05VS	RELEASE DATE :	JEFF






TOTAL POWER=65W  
-->3.34A

TABLE3 PIN NAME DIFFERENCES		
PIN	MAXIM	INTERSIL
1	GND	NC
3	REF	VREF
4	CCS	ICOMP
5	CCI	NC
6	CCV	VCOMP
7	DAC	NC
8	IINP	ICM
11	VDD	VDD5MB
14	BATSEL	NC
15	FBSA	VFB
16	FBSB	NC
17	CSIN	CSON
18	CSIP	CSOP
20	DLO	LGATE
21	LDO	VDDP
23	LX	PHASE
24	DHI	UGATE
25	BST	BOOT

'NC' means no-connect



Charge Current:4.68A  
Discharge current:6.6A

REF DES	MAXIM	INTERSIL
PR125	8.45K, 0402, 1%	16.0K, 0402, 1%
PC115	0.01uF	No Stuff
PC17	0.1uF, 0402, 10V	No Stuff
PC24	1.0uF, 0603, 10V	No Stuff
PR108	365K, 0402, 1%	215K, 0402, 1%
PR8	0, 0402, 5%	10, 0402, 5%
PR21	0, 0402, 5%	10, 0402, 5%
PC4	No Stuff	0.22uF
PC19	No Stuff	0.22uF
PC22	0.01uF	No Stuff
PC18	0.1uF, 0402, 10V	No Stuff
PC8	220pF, 0402, 50V	No Stuff
PD16	RB751V-40	No Stuff
PC13	3.3nF	No Stuff
PR19	1, 0603, 1%	0, 0603, 5%
PR9	100, 0402, 5%	0, 0402, 5%
PR22	4.7K, 0402, 5%	4.7K, 0402, 5%
PC23	0.01uF	0.01uF
PC21	0.01uF	0.01uF
PD3	1S355	No stuff
PR12	1K, 0603, 5%	No stuff


ADAPTOR (W)	TRIP CURRENT (A)	PR121	PR123	PR126	PR122
65	3.17	57.6K	13.0K	105	N/A
90	4.43	51.1K	17.8K	348	33.2K
130	6.43	32.4K	20.5K	100	27.4K
150	7.43	30.9K	24.9K	432	88.7K
200	9.75	19.1K	28K	301	36.5K
230	11.28	32.4K	6.49K	115	N/A


Note 1: PR122 is populated if ADAPT TRIP SET is used to program for the next lower adaptor. ADAPT TRIP SET is floating for the higher adaptor, grounded for the lower adaptor.  
 Note 2: 24.9K at PR122 allows the 65W adaptor setting to switch down to 45W. (now is N/A)  
 Note 3: PR109 must be 5m ohm instead of 10m ohm for the 230W adaptor

1.25Volt +/-5%  
 Design Current:0.93A  
 Maximum current:1.33A  
 OCP point min. : 6.54A

1.8Volt +/-5%  
 Design Current: 6.59A  
 Maximum current: 9.42A  
 OCP point min. : 16.93A


0.9Volt +/-5%  
 Design Current:1.05A  
 Maximum current:1.5A





CONFIRM JAY EE REQUEST TO DE-POP


GM screw pad



**ASUS CONFIDENTIAL**


MODEL NAME : *Elsa*

## *Lanai:Modem Board*



**REV : 1.1(DELL: X01)**

<b>PROJECT: Lanai</b>	REVISION	DATE: <i>Monday, March 19, 2007</i>	DESCRIPTION:	SCHMATIC FILE NAME :	DESIGN ENGINEER :
	<b>1.2</b>	SHEET <b>64</b> OF <b>68</b>	<b>BLOCK DIAGRAM</b>	RELEASE DATE :	<b>Stanly Hsu</b>



<b>PROJECT: Lanai</b>	REVISION	DATE: <i>Monday, March 19, 2007</i>	DESCRIPTION:	SCHMATIC FILE NAME :	DESIGN ENGINEER :
	<b>1.2</b>	SHEET <b>65</b> OF <b>68</b>	<b>RJ-11 CONN</b>	<OrgName>	<b>Stanly Hsu</b>
				RELEASE DATE :	

# ASUS CONFIDENTIAL

MODEL NAME : *Elsa*

PCB NO : ???

ASUS P/N : ???

## Lanai PP2 USB Board

REV : 1.1(DELL: X01)

MB PCB

Part Number	Description
DA80004H0L	PCB 00B LA-3071P REV0 M/B

*BOM NO. ???*

*PCB P/N: ???*

PROJECT: **Lanai**

REVISION  
**1.2**


DATE: *Monday, March 19, 2007*  
SHEET **67** OF **68**

DESCRIPTION: *Cover Page*


SCHEMATIC FILE NAME :  
RELEASE DATE :

DESIGN ENGINEER :  
**Terry Lin**



External USB PORT hookup reference. Your design may need more or less external ports and may be mapped differently .




Platforms should put in PADS for the USB chokes if they have the room. Chokes should be NOPOP.



Place ESD diodes as close as USB connector. Semtech SRV05-4 can also be used but the Philips IP42220CZ6 have a lower input C ( 1pf vs 3pf ) .



Place one 150uF cap by each USB connector



Each channel is 1A

Consult you ESD Engineer if you think you may need to add ESD Supression Components to your USB lines. Add PADS ONLY until proven diodes are really needed.

