

Winery CALPELLA N11M-GE Schematics

Mobile Arrandale

Intel Ixex Peak-M

2010-01-18

REV : X-build

DY : Nopop Component



UMA : Pop when schematic is UMA

DIS : Pop when schematic is DIS


<Core Design>




| | | |
|--------------------------------|-------------------------------------------|-------------------|
| Title | | |
| Cover Page | | |
| Size Custom | Document Number Vostro Calpella | Rev X01 |
| Date: Monday, January 18, 2010 | | |
| Sheet 1 of | | 91 |




PCH SMBus Block Diagram




KBC SMBus Block Diagram




Switchable Graphic SMBus Block Diagram



Thermal Block Diagram



Audio Block Diagram



PCH Strapping

Calpella Schematic Checklist Rev.0_7

| Name | Schematics Notes |
|------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| SPKR | Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor. |
| INIT3_3V# | Weak internal pull-down. Do not pull high. |
| GNT3#/GPIO55 | Default Mode: Internal pull-up. Low (0) = Top Block Swap Mode Note: Connect to ground with 4.7-kΩ weak pull-down resistor. CRB uses a 1 k do not stuff resistor. |
| INTVRMEN | High (1) = Integrated VRM is enabled Low (0) = Integrated VRM is disabled |
| GNT0#, GNT1#/GPIO51 | Default (SPI): Left both GNT0# and GNT1# floating. No pull up required. Boot from PCI: Connect GNT1# to ground with 1-kΩ pull-down resistor. Leave GNT0# Floating. Boot from LPC: Connect both GNT0# and GNT1# to ground with 1-kΩ pull-down resistor. |
| GNT2#/GPIO53 | Default - Internal pull-up. Low (0) = Configures DMI for ESI compatible operation (for servers only. Not for mobile/desktops). |
| GPIO33 | Default: Do not pull low. Disable ME in Manufacturing Mode: Connect to ground with 1-kΩ pull-down resistor. |
| SPI_MOSI | Enable iTPM: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. Disable iTPM: Left floating, no pull-down required. |
| NV_ALE | Enable Danbury: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. Disable Danbury: Connect to ground with 4.7-kΩ weak pull-down resistor. |
| NC_CLE | Weak internal pull-up. Do not pull low. |
| HAD_DOCK_EN# /GPIO[33] | Low (0): Flash Descriptor Security will be overridden. High (1) : Flash Descriptor Security will be in effect. |
| HDA_SDO | Weak internal pull-down. Do not pull high. |
| HDA_SYNC | Weak internal pull-down. Do not pull high. |
| GPIO15 | Weak internal pull-down. Do not pull high. |
| GPIO8 | Weak internal pull-up. Do not pull low. |
| GPIO27 | Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails. |

PCIe Routing


| | |
|-------|---------------|
| LANE1 | Card reader |
| LANE2 | MiniCard WLAN |
| LANE3 | LAN |
| LANE4 | MiniCard WWAN |
| LANE5 | New Card |




Processor Strapping

Calpella Schematic Checklist Rev.0_7


| Pin Name | Strap Description | Configuration (Default value for each bit is 1 unless specified otherwise) | Default Value |
|----------|-------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------|
| CFG[4] | Embedded DisplayPort Presence | 1: Disabled - No Physical Display Port attached to Embedded DisplayPort. 0: Enabled - An external Display Port device is connected to the Embedded Display Port. | 1 |
| CFG[3] | PCI-Express Static Lane Reversal | 1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ... | 1 |
| CFG[0] | PCI-Express Configuration Select | 1: Single PCI-Express Graphics 0: Bifurcation enabled | 1 |
| CFG[7] | Reserved - Temporarily used for early Clarksfield samples. | Clarksfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5Ω resistor Note: Only temporary for early CFD samples (rPGA/BGA) [For details please refer to the WW33 MoW and sighting report]. For a common motherboard design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality. | 0 |

<Core Design>



| | | | |
|---------------------------------------------------------------------------------------|-------------------------------------------|----------------------------------------------------------------------------------------------------------|----|
|  | | Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. | |
| Title Table of Content | | | |
| Size Custom | Document Number Vostro Calpella | Rev X01 | |
| Date: Monday, January 18, 2010 | Sheet 6 | of | 91 |



1st Silego 71.08585.003
2nd ICS 71.93197.003



| | | |
|-------|---------------------|--------|
| FSC | 0 | 1 |
| SPEED | 133MHz (Default) | 100MHz |



Calpella Platform Design Guide
Revision 1.6

2.4 Arrandale Graphics Disable Guideline

It applies to Arrandale and Clarksfield discrete graphic designs.

FDI_TX#[7:0] and FDI_TX#[7:0] can be left floating on the Arrandale. The GFX_IMON, FDI_FSYNC[0], FDI_FSYNC[1], FDI_LSYNC[0], FDI_LSYNC[1], and FDI_INT signals on the Arrandale side should be tied to GND (through 1-kΩ ±5% resistors).

Reversal
1. PCI-Express Static Lane Reversal
(15 -> 0, 14 -> 1, ...)


<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title: **CPU (PCIe/DMI/FDI)**

Size: Document Number: **Vostro Calpella** Rev: **X01**


Date: Monday, January 18, 2010 Sheet 8 of 91



| PCI-Express Configuration Select | |
|----------------------------------|-----------------------------------------|
| CFG0 | 1: Single PEG 0: Bifurcation enabled |



| CFG3 - PCI-Express Static Lane Reversal | |
|-----------------------------------------|--------------------------------------------------------------------------|
| CFG3 | 1: Normal Operation 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ... |



| CFG4 - Display Port Presence | |
|------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| CFG4 | 1: Disabled; No Physical Display Port attached to Embedded Display Port 0: Enabled; An external Display Port device is connected to the Embedded Display Port |

**Calpella Platform Design Guide
Revision 1.6**


4.8.3.1 LVDS Switching

Switchable GFX, just like integrated GFX only, to enable LVDS it is required that the OEM set the LDVS (L_DDC_DATA) strap to present (pulled up) and the eDP strap (CFG[4]) to disabled (not pulled down).


4.8.3.2 eDP Switching

eDP for Switchable GFX can only be driven out of Port D of PCH. To configure Port D for embedded DP it is required to set the DDPD_CTRLDATA strap high to 3.3V Core rail through 2.2 kΩ ±5% resistor, LVDS (L_DDC_DATA) strap as no connect and the eDP strap CFG[4] as no connect.

Page 482, 486



| CFG7(Reserved) - Temporarily used for early Clarksfield samples. | |
|------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| CFG7 | Clarksfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor. Note: Only temporary for early CFD sample (PGA/BGA) [For details please refer to the WW33 MoW and sighting report]. For a common M/B design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality. |



VSS (AP34) can be left NC is CRB implementation; EDS/DG recommendation to GND.


<Core Design>

DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.




Title: **CPU (RESERVED)**

Size: Document Number: Rev: **X01**


Date: Monday, January 18, 2010 Sheet 11 of 91



Please note that the VTT Rail Values are
 Arrandale VTT=1.05V;
 Clarksfield VTT=1.1V



425302_425302_Calpella_S3PowerReduction_WhitePape
 Revision 0.7





<Core Design>

Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (VCC_GFXCORE)**

| | | |
|------|------------------------|------------|
| Size | Document Number | Rev |
| | Vostro Calpella | X01 |

Date: Monday, January 18, 2010 Sheet 13 of 91




<Core Design>



| | | |
|------------------|--------------------------|----------------|
| Title | | |
| CPU (VSS) | | |
| Size | Document Number | Rev |
| | | X01 |
| Date: | Monday, January 18, 2010 | Sheet 14 of 91 |

(Blanking)

<Core Design>

| | | |
|---------------------------------------------------------------------------------------|-----------------|--------------------------------------------------------------------------------------------------------------|
|  | | Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. |
| Title | | |
| Reserved | | |
| Size A3 | Document Number | Rev X01 |
| Date: Monday, January 18, 2010 | | Sheet 15 of 91 |

(Blanking)

<Core Design>

DELL **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **Reserved**

| | | |
|------------|-------------------------------------------|-------------------|
| Size A3 | Document Number Vostro Calpella | Rev X01 |
|------------|-------------------------------------------|-------------------|

Date: Monday, January 18, 2010 Sheet 16 of 91

(Blank)

<Core Design>


DELL **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **(Reserve)**

| | | |
|--------|------------------------|------------|
| Size | Document Number | Rev |
| Custom | Vostro Calpella | X01 |







Date: Monday, January 18, 2010 Sheet 17 of 91

SSID = MEMORY



| | | |
|-----------|-----|---------|
| M A A0 | 98 | A0 |
| M A A1 | 97 | A1 |
| M A A2 | 96 | A2 |
| M A A3 | 95 | A3 |
| M A A4 | 92 | A4 |
| M A A5 | 91 | A5 |
| M A A6 | 90 | A6 |
| M A A7 | 86 | A7 |
| M A A8 | 89 | A8 |
| M A A9 | 85 | A9 |
| M A A10 | 107 | A10/AP |
| M A A11 | 84 | A11 |
| M A A12 | 83 | A12 |
| M A A13 | 119 | A13 |
| M A A14 | 80 | A14 |
| M A A15 | 78 | A15 |
| M A BS2 | 79 | A16/BA2 |
| M A BS0 | 109 | BA0 |
| M A BS1 | 108 | BA1 |
| M A DQ0 | 5 | DQ0 |
| M A DQ1 | 7 | DQ1 |
| M A DQ2 | 15 | DQ2 |
| M A DQ3 | 17 | DQ3 |
| M A DQ4 | 4 | DQ4 |
| M A DQ5 | 6 | DQ5 |
| M A DQ6 | 16 | DQ6 |
| M A DQ7 | 18 | DQ7 |
| M A DQ8 | 21 | DQ8 |
| M A DQ9 | 23 | DQ9 |
| M A DQ10 | 33 | DQ10 |
| M A DQ11 | 35 | DQ11 |
| M A DQ12 | 22 | DQ12 |
| M A DQ13 | 24 | DQ13 |
| M A DQ14 | 34 | DQ14 |
| M A DQ15 | 36 | DQ15 |
| M A DQ16 | 39 | DQ16 |
| M A DQ17 | 41 | DQ17 |
| M A DQ18 | 51 | DQ18 |
| M A DQ19 | 53 | DQ19 |
| M A DQ20 | 40 | DQ20 |
| M A DQ21 | 42 | DQ21 |
| M A DQ22 | 50 | DQ22 |
| M A DQ23 | 52 | DQ23 |
| M A DQ24 | 57 | DQ24 |
| M A DQ25 | 59 | DQ25 |
| M A DQ26 | 67 | DQ26 |
| M A DQ27 | 69 | DQ27 |
| M A DQ28 | 56 | DQ28 |
| M A DQ29 | 58 | DQ29 |
| M A DQ30 | 68 | DQ30 |
| M A DQ31 | 70 | DQ31 |
| M A DQ32 | 129 | DQ32 |
| M A DQ33 | 131 | DQ33 |
| M A DQ34 | 141 | DQ34 |
| M A DQ35 | 143 | DQ35 |
| M A DQ36 | 130 | DQ36 |
| M A DQ37 | 132 | DQ37 |
| M A DQ38 | 140 | DQ38 |
| M A DQ39 | 142 | DQ39 |
| M A DQ40 | 147 | DQ40 |
| M A DQ41 | 149 | DQ41 |
| M A DQ42 | 157 | DQ42 |
| M A DQ43 | 159 | DQ43 |
| M A DQ44 | 146 | DQ44 |
| M A DQ45 | 148 | DQ45 |
| M A DQ46 | 158 | DQ46 |
| M A DQ47 | 160 | DQ47 |
| M A DQ48 | 163 | DQ48 |
| M A DQ49 | 165 | DQ49 |
| M A DQ50 | 175 | DQ50 |
| M A DQ51 | 177 | DQ51 |
| M A DQ52 | 164 | DQ52 |
| M A DQ53 | 166 | DQ53 |
| M A DQ54 | 174 | DQ54 |
| M A DQ55 | 176 | DQ55 |
| M A DQ56 | 181 | DQ56 |
| M A DQ57 | 183 | DQ57 |
| M A DQ58 | 191 | DQ58 |
| M A DQ59 | 193 | DQ59 |
| M A DQ60 | 180 | DQ60 |
| M A DQ61 | 182 | DQ61 |
| M A DQ62 | 192 | DQ62 |
| M A DQ63 | 194 | DQ63 |
| M A DQS#0 | 10 | DQS0# |
| M A DQS#1 | 27 | DQS1# |
| M A DQS#2 | 45 | DQS2# |
| M A DQS#3 | 62 | DQS3# |
| M A DQS#4 | 135 | DQS4# |
| M A DQS#5 | 152 | DQS5# |
| M A DQS#6 | 169 | DQS6# |
| M A DQS#7 | 186 | DQS7# |
| M A DQS0 | 12 | DQS0 |
| M A DQS1 | 29 | DQS1 |
| M A DQS2 | 47 | DQS2 |
| M A DQS3 | 64 | DQS3 |
| M A DQS4 | 137 | DQS4 |
| M A DQS5 | 154 | DQS5 |
| M A DQS6 | 171 | DQS6 |
| M A DQS7 | 188 | DQS7 |
| M ODT0 | 116 | ODT0 |
| M ODT1 | 120 | ODT1 |
| VREF_CA | 126 | VREF_CA |
| VREF_DQ | 1 | VREF_DQ |
| RESET# | 30 | RESET# |
| VTT1 | 203 | VTT1 |
| VTT2 | 204 | VTT2 |

Height 5.2mm



<Core Design>

DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.






Title: **DDR3-SODIMM SLOT1**

| | | |
|--------|------------------------|------------|
| Size | Document Number | Rev |
| Custom | Vostro Calpella | X01 |


Date: Monday, January 18, 2010 Sheet 18 of 91

62.10017.P31

SSID = MEMORY






425302_425302_Calpella_S3PowerReduction_WhitePape
 Revision 0.7



| | | |
|-----------------|------|---------|
| M_B A0 | 98 | DM2 |
| M_B A1 | 97 | A0 |
| M_B A2 | 96 | A1 |
| M_B A3 | 95 | A2 |
| M_B A4 | 92 | A3 |
| M_B A5 | 91 | A4 |
| M_B A6 | 90 | A5 |
| M_B A7 | 86 | A6 |
| M_B A8 | 89 | A7 |
| M_B A9 | 85 | A8 |
| M_B A10 | 107 | A9 |
| M_B A11 | 84 | A10/AP |
| M_B A12 | 83 | A11 |
| M_B A13 | 119 | A12 |
| M_B A14 | 80 | A13 |
| M_B A15 | 78 | A14 |
| M_B BS2 | 79 | A15 |
| M_B BS0 | 109 | A16/BA2 |
| M_B BS1 | 108 | BA0 |
| M_B DQ0 | 5 | BA1 |
| M_B DQ1 | 7 | DQ0 |
| M_B DQ2 | 15 | DQ1 |
| M_B DQ3 | 17 | DQ2 |
| M_B DQ4 | 4 | DQ3 |
| M_B DQ5 | 16 | DQ4 |
| M_B DQ6 | 18 | DQ5 |
| M_B DQ7 | 21 | DQ6 |
| M_B DQ8 | 23 | DQ7 |
| M_B DQ9 | 33 | DQ8 |
| M_B DQ10 | 35 | DQ9 |
| M_B DQ11 | 22 | DQ10 |
| M_B DQ12 | 24 | DQ11 |
| M_B DQ13 | 34 | DQ12 |
| M_B DQ14 | 36 | DQ13 |
| M_B DQ15 | 39 | DQ14 |
| M_B DQ16 | 41 | DQ15 |
| M_B DQ17 | 51 | DQ16 |
| M_B DQ18 | 53 | DQ17 |
| M_B DQ19 | 40 | DQ18 |
| M_B DQ20 | 42 | DQ19 |
| M_B DQ21 | 50 | DQ20 |
| M_B DQ22 | 52 | DQ21 |
| M_B DQ23 | 57 | DQ22 |
| M_B DQ24 | 59 | DQ23 |
| M_B DQ25 | 67 | DQ24 |
| M_B DQ26 | 69 | DQ25 |
| M_B DQ27 | 56 | DQ26 |
| M_B DQ28 | 58 | DQ27 |
| M_B DQ29 | 68 | DQ28 |
| M_B DQ30 | 70 | DQ29 |
| M_B DQ31 | 129 | DQ30 |
| M_B DQ32 | 131 | DQ31 |
| M_B DQ33 | 141 | DQ32 |
| M_B DQ34 | 143 | DQ33 |
| M_B DQ35 | 130 | DQ34 |
| M_B DQ36 | 132 | DQ35 |
| M_B DQ37 | 140 | DQ36 |
| M_B DQ38 | 142 | DQ37 |
| M_B DQ39 | 147 | DQ38 |
| M_B DQ40 | 149 | DQ39 |
| M_B DQ41 | 157 | DQ40 |
| M_B DQ42 | 159 | DQ41 |
| M_B DQ43 | 146 | DQ42 |
| M_B DQ44 | 148 | DQ43 |
| M_B DQ45 | 158 | DQ44 |
| M_B DQ46 | 160 | DQ45 |
| M_B DQ47 | 163 | DQ46 |
| M_B DQ48 | 165 | DQ47 |
| M_B DQ49 | 175 | DQ48 |
| M_B DQ50 | 177 | DQ49 |
| M_B DQ51 | 164 | DQ50 |
| M_B DQ52 | 166 | DQ51 |
| M_B DQ53 | 174 | DQ52 |
| M_B DQ54 | 176 | DQ53 |
| M_B DQ55 | 181 | DQ54 |
| M_B DQ56 | 183 | DQ55 |
| M_B DQ57 | 191 | DQ56 |
| M_B DQ58 | 193 | DQ57 |
| M_B DQ59 | 180 | DQ58 |
| M_B DQ60 | 182 | DQ59 |
| M_B DQ61 | 192 | DQ60 |
| M_B DQ62 | 194 | DQ61 |
| M_B DQ63 | 194 | DQ62 |
| M_B DQ63 | 194 | DQ63 |
| M_B DQS#0 | 10C | DQS0# |
| M_B DQS#1 | 22C | DQS1# |
| M_B DQS#2 | 45C | DQS2# |
| M_B DQS#3 | 62C | DQS3# |
| M_B DQS#4 | 135C | DQS4# |
| M_B DQS#5 | 152C | DQS5# |
| M_B DQS#6 | 168C | DQS6# |
| M_B DQS#7 | 186C | DQS7# |
| M_B DQS0 | 12 | DQS0 |
| M_B DQS1 | 29 | DQS1 |
| M_B DQS2 | 47 | DQS2 |
| M_B DQS3 | 64 | DQS3 |
| M_B DQS4 | 137 | DQS4 |
| M_B DQS5 | 154 | DQS5 |
| M_B DQS6 | 171 | DQS6 |
| M_B DQS7 | 188 | DQS7 |
| M_B ODT2 | 116 | ODT0 |
| M_B ODT3 | 120 | ODT1 |
| VREF_CA | 126 | VREF_CA |
| VREF_DQ | 1 | VREF_DQ |
| RESET# | 30 | RESET# |
| VTT1 | 203 | VTT1 |
| VTT2 | 204 | VTT2 |
| DDR3-204P-55-GP | | |

Height 9.2mm



Note:
 If SA0_DIM0 = 0, SA1_DIM0 = 0
 SO-DIMMA SPD Address is 0xA0
 If SA0_DIM0 = 1, SA1_DIM0 = 0
 SO-DIMMA SPD Address is 0xA2
 If SA0_DIM0 = 0, SA1_DIM0 = 1
 SO-DIMMA SPD Address is 0xA4

62.10017.Q31



<Core Design>

Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **DDRIII-SODIMM SLOT2**

Size: Document Number
 Customer: **Vostro Calpella** Rev: **X01**

Date: Monday, January 18, 2010 Sheet 19 of 91




<Core Design>

DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (DM I/FDI/PM)**

| | | |
|------|-----------------|------------|
| Size | Document Number | Rev |
| | | X01 |


Date: Monday, January 18, 2010 Sheet 22 of 91








(Not available for HM55)

(Not available for HM55)

PCIECLKRQ{0,3,4,5,6,7}# should have a 10K pull-up to +3.3V_ALW.
 PCIECLKRQ{1,2} should have a 10K pull-up to +3.3_RUN




DW
 12/10 Item 3
 Reserve 0402 00hm resistors
 , For RF Team to try solve PCIE noise



Display Clock Integration

| | C2313 | C2307 | X2301 | R2380 |
|----------|-----------|-------|-------|-------|
| Normal | 0R2J-2-GP | DY | DY | DY |
| dale DCI | SC18P | SC18P | 25MHZ | 1MR |



DW
 10/15 Item 6

DY
 10/19 Item 1

EC2338
 SC4D7P50V2CN-1GP
 Near R23071



Core Design

DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (PCI-E/SMBUS/CLOCK/CL)**

Size: Document Number Rev: **X01**





Date: Monday, January 18, 2010 Sheet 23 of 91



Flash Descriptor Security Override/ ME Debug Mode

ME_UNLOCK#

This strap should only be asserted low via external pull down in manufacturing/debug environments ONLY.




<Core Design>

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (SPI/RTC/LPC/SATA/IHDA)**

Size: Document Number: **Vostro Calpella** Rev: **X01**

Date: Monday, January 18, 2010 Sheet 24 of 91




<Core Design>

DELL Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (POWER1)**

| | | |
|------|-----------------|------------|
| Size | Document Number | Rev |
| | | X01 |

Date: Monday, January 18, 2010 Sheet 26 of 91





<Core Design>

Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (POWER2)**

| | | |
|------|-----------------|------------|
| Size | Document Number | Rev |
| | | X01 |

Date: Monday, January 18, 2010 Sheet 27 of 91



<Core Design>

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (VSS)**

| | | |
|------|-----------------|------------|
| Size | Document Number | Rev |
| | | X01 |

Date: Monday, January 18, 2010 Sheet 28 of 91

(Blank)

<Core Design>

| | | | | | |
|---------------------------------------------------------------------------------------|------------------------|--|-------------------------------------------------------------------------------------------------------------|----|------------|
|  | | | Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. | | |
| Title | | | | | |
| (Reserve) | | | | | |
| Size | Document Number | | | | Rev |
| Custom | Vostro Calpella | | | | X01 |
| Date: Monday, January 18, 2010 | | | Sheet | 29 | of 91 |

(Blank)

<Core Design>

| | | | |
|---------------------------------------------------------------------------------------|------------------------|-------------------------------------------------------------------------------------------------------------|-------|
|  | | Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. | |
| Title | | | |
| (Reserve) | | | |
| Size | Document Number | Rev | |
| Custom | Vostro Calpella | X01 | |
| Date: Monday, January 18, 2010 | | Sheet 30 | of 91 |

(Blank)

<Core Design>

| | | | | | |
|---------------------------------------------------------------------------------------|------------------------|--|-------------------------------------------------------------------------------------------------------------|----|------------|
|  | | | Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. | | |
| Title | | | | | |
| (Reserve) | | | | | |
| Size | Document Number | | | | Rev |
| Custom | Vostro Calpella | | | | X01 |
| Date: Monday, January 18, 2010 | | | Sheet | 31 | of 91 |

(Blank)

<Core Design>

| | | |
|---------------------------------------------------------------------------------------|-------------------------------------------|--------------------------------------------------------------------------------------------------------------|
|  | | Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. |
| Title | | |
| Reserve | | |
| Size A3 | Document Number Vostro Calpella | Rev X01 |
| Date: Monday, January 18, 2010 | Sheet 32 of 91 | 1 |

(Blank)

<Core Design>

| | | | | | |
|---------------------------------------------------------------------------------------|------------------------|--|-------------------------------------------------------------------------------------------------------------|----|------------|
|  | | | Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. | | |
| Title | | | | | |
| (Reserve) | | | | | |
| Size | Document Number | | | | Rev |
| Custom | Vostro Calpella | | | | X01 |
| Date: Monday, January 18, 2010 | | | Sheet | 33 | of 91 |


(Blank)

<Core Design>

| | | | |
|---------------------------------------------------------------------------------------|------------------------|-------------------------------------------------------------------------------------------------------------|-------|
|  | | Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. | |
| Title | | | |
| (Reserve) | | | |
| Size | Document Number | Rev | |
| Custom | Vostro Calpella | X01 | |
| Date: Monday, January 18, 2010 | | Sheet 34 | of 91 |


(Blank)

<Core Design>

| | | |
|---------------------------------------------------------------------------------------|------------------------|--------------------------------------------------------------------------------------------------------------|
|  | | Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. |
| Title | | |
| (Reserve) | | |
| Size | Document Number | Rev |
| A3 | Vostro Calpella | X01 |
| Date: Monday, January 18, 2010 | Sheet 35 of 91 | 1 |


(Blank)

<Core Design>

| | | | |
|---------------------------------------------------------------------------------------|--------------------------|--------------------------------------------------------------------------------------------------------------|----------|
|  | | Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. | |
| Title | | | |
| (Reserve) | | | |
| Size | Document Number | Rev | |
| A3 | Vostro Calpella | X01 | |
| Date: | Monday, January 18, 2010 | Sheet | 36 of 91 |


(Blank)

<Core Design>

| | | | | | |
|---------------------------------------------------------------------------------------|------------------------|--|-------------------------------------------------------------------------------------------------------------|----|------------|
|  | | | Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. | | |
| Title | | | | | |
| (Reserve) | | | | | |
| Size | Document Number | | | | Rev |
| Custom | Vostro Calpella | | | | X01 |
| Date: Monday, January 18, 2010 | | | Sheet | 38 | of 91 |


SSID = Thermal

1. WWAN




Layout notice:
H_THERMDA, H_THERMDC routing together,
Trace width / Spacing = 10 / 10 mil

2. GPU Sensor





2. CPU Sensor

Layout notice :
Both VGA_THERMDA and THERMDC routing
10 mil trace width and 10 mil spacing.



Layout notice :
Both DN3 and DP3 routing 10 mil
trace width and 10 mil spacing.

32K suspend clock output



GND = Internal Oscillator Selected
+3.3V = External 32.768kHz Clock Selected

TRIP_SET Pin Voltage
 $V_DEGREE = ((Degree - 75) / 21)$
T8 shutdown is set 86 deg-C.

<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
Thermal/Fan Controllor EMC2102


| | | |
|--------|------------------------|-----|
| Size | Document Number | Rev |
| Custom | Vostro Calpella | X01 |

Date: Monday, January 18, 2010 Sheet 39 of 91

Free Fall Sensor

Note

- no via, trace, under the sensor (keep out area around 2mm)
- stay away from the screw hole or metal shield soldering joints
- design PCB pad based on our sensor LGA pad size (add 0.1mm)
- solder stencil opening to 90% of the PCB pad size
- mount the sensor near the center of mass of the NB as possible as you can




09/0422
 (#1) Just pull +3.3V_RUN ~ Ref. Rothschild
 (#2) FAE/ DY is ok, chip internal pull-up resistors
 (#3) From spec, Slave Address(SAD) is 001110xb
 Pull HIGH SAD is 0011101b
 Pull GND SAD is 0011100b

Note

- (1) Keep all signals are the same trace width. (included VDD, GND).
- (2) No VIA under IC bottom.

(Blank)




<Core Design>

| | | | | | |
|---------------------------------------------------------------------------------------|------------------------|--|-------------------------------------------------------------------------------------------------------------|----|------------|
|  | | | Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. | | |
| Title | | | | | |
| (Reserve) | | | | | |
| Size | Document Number | | | | Rev |
| Custom | Vostro Calpella | | | | X01 |
| Date: Monday, January 18, 2010 | | | Sheet | 41 | of 91 |

SSID = Reset.Suspend



+1.5V_RUN:
 Peak current: 4650 mA
 Design current: 3255 mA

DW
 10/26 Item 3




Calpella Platform S3 Power Reduction Platform
 S3 Power Reduction CRB Implementation
 Design Details
 Revision 0.1

Peak current: 5605.6mA (HD:1100 ODD:2500)
 Design current: 3923.92 mA




DW
 12/08 Item 1

Peak current: 8379.2 mA
 Design current: 5865.4 mA



DW
 10/26 Item 3




<Core Design>

Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.


Title: **Power Plane Enable**

| | | |
|--------|------------------------|------------|
| Size | Document Number | Rev |
| Custom | Vostro Calpella | X01 |

Date: Monday, January 18, 2010 Sheet 42 of 91



<Core Design>

| | | |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------|-------------------|
|  Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. | | |
| | | |
| Size Custom | Document Number Vostro Calpella | Rev X01 |
| Date: Monday, January 18, 2010 | | |
| Sheet 43 of 91 | | |

(Blank)

<Core Design>




| | | |
|--------------------------------|-------------------------------------------|-------------------|
| Title | | |
| (Reserve) | | |
| Size A3 | Document Number Vostro Calpella | Rev X01 |
| Date: Monday, January 18, 2010 | Sheet 44 of 91 | 1 |

(Blank)

<Core Design>

| | | | | | |
|---------------------------------------------------------------------------------------|------------------------|--|-------------------------------------------------------------------------------------------------------------|----|------------|
|  | | | Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. | | |
| Title | | | | | |
| (Reserve) | | | | | |
| Size | Document Number | | | | Rev |
| Custom | Vostro Calpella | | | | X01 |
| Date: Monday, January 18, 2010 | | | Sheet | 45 | of 91 |




Intel support POC (power on current).

<Core Design>

DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **ISL62883_CPU_CORE_1/2**

| | | |
|--------------------------------|------------------------------|----------|
| Size: Custom | Document Number: DW Calpella | Rev: X01 |
| Date: Monday, January 18, 2010 | Sheet: 47 | of: 91 |





- [47] UGATE2 >>> UGATE2
- [47] PHASE2 >>> PHASE2
- [47] BOOT2 >>> BOOT2
- [47] LGATE2 >>> LGATE2
- [47] ISEN2 <<< ISEN2
- [47] VSUM+ <<< VSUM+
- [47] VSUM- <<< VSUM-
- [47] ISEN1 <<< ISEN1
- [47] ISEN3 <<< ISEN3

DIS(Auburndale)
 Design Current = 34A
 Peak Current=48A
 57.6A<OCP< 67.2A

UMA(Auburndale)
 Design Current = 34A
 Peak Current=48A
 57.6A<OCP< 67.2A

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
 Inductor: 0.36UH ETQP4LR36WFC PANASONIC 1.1mohm/ 68.R3610.20A
 O/P cap: 330U 2V EEFSX0D221E7 6mOhm 3.4Arms Panasonic/79.33719.20L
 O/P cap: 220U 2V EEFSX0D331XE 7mOhm 3.4Arms Panasonic/79.22719.90L
 H/S: SI7686DP/ POWERPAK-8/11mOhm/14mOhm@4.5Vgs/ 84.07686.037
 L/S: SiR460DP/ POWERPAK-8/ 4.9mOhm/6.1mohm@4.5Vgs/ 84.00460.037
 Freq=300KHz@PER PHASE



- [47] UGATE1 >>> UGATE1
- [47] PHASE1 >>> PHASE1
- [47] LGATE1 >>> LGATE1
- [47] ISEN1 <<< ISEN1
- [47] VSUM+ <<< VSUM+
- [47] VSUM- <<< VSUM-
- [47] ISEN2 <<< ISEN2
- [47] ISEN3 <<< ISEN3

<Core Design>


Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title **ISL62883_CPU_CORE_2/2**

| | | |
|--------|--------------------|------------|
| Size | Document Number | Rev |
| Custom | DW Calpella | X01 |

Date: Monday, January 18, 2010 Sheet 48 of 91

TPS51218 for +1.05V_VTT



DIS: 61.9Kohm/64.61925.6DL
 UMA: 61.9Kohm/64.61925.6DL

UMA(Arrandale 1.05V_VTT)
 Design Current = 19.91A
 27.39A<OCP<32.235A
 DIS(Arrandale 1.05V_VTT)
 Design Current = 22.74A
 31.28A<OCP<36.96A

$$V_{out} = 0.704V * (R1 + R2) / R2$$

Frequency setting
 470K -->290KHz
 200K -->340KHz
 100K -->380KHz
 39K -->430KHz

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
 Inductor: 0.56uH PCMC104T-R56MN Cyntec DCR:1.8mohm Isat=25Arms 68.R5610.10D
 O/P cap: 330U 2.5V EEF5X0D331ER 9mOhm 3Arms PANASONIC/ 79.33719.L01
 H/S: SIR474DP-T1-GE3/10mohm/ 12mOhm@4.5Vgs/ 84.00474.037
 L/S: SI7170DP-T1-GE3/3.6mOhm/4.3mohm@4.5Vgs/ 84.07170.037

<Core Design>


Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.

Title: **TPS51218 +1.05V_VTT**

| | | |
|--------|--------------------|------------|
| Size | Document Number | Rev |
| Custom | DW Calpella | X01 |

Date: Monday, January 18, 2010 Sheet 49 of 91

SSID = PWR.Plane.Regulator_1p5v0p75v




Design Current = 0.7A

| State | S3 | S5 | VDDR | VTTREF | VTT |
|-------|----|----|------|--------|------------|
| S0 | Hi | Hi | On | On | On |
| S3 | Lo | Hi | On | On | Off (Hi-Z) |
| S4/S5 | Lo | Lo | Off | Off | Off |

| VDDQSET | VDDQ (V) | VTTREF and VTT | NOTE |
|--------------|------------|----------------|--------------------|
| GND | 2.5 | VDDQSNS/2 | DDR |
| V5IN | 1.8 | VDDQSNS/2 | DDR2 |
| FB Resistors | Adjustable | VDDQSNS/2 | 1.5 V < VDDQ < 3 V |

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
 Inductor: 1.5UH PCMC104T-1R5MN Cyntec DCR:4.2mohm Isat =33Arms 68.1R510.10U
 O/P cap: 220U 2V EBFXC0D221ER 15mOhm 2.7Arms PANASONIC/ 79.22719.20L
 H/S: FDS8880 SO-8/ 9.6mOhm/12mOhm @4.5Vgs/ 84.08880.037
 L/S: FDS8672S SO-8/ 5.3mOhm/7.0mohm@4.5Vgs/ 84.08672.A37
 Switching freq-->400KHz

DIS (Auburdale)
 Design Current = 11.82A
 18.57A < OCP < 21.95A
 UMA (Auburdale)
 Design Current = 8.86A
 13.92A < OCP < 16.45A



425302_425302_Calpella_S3PowerReduction_WhitePape
 Revision 0.7

<Core Design>

Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.


Title: **TPS51116 +1.5V_SUS**

| | | |
|--------------|------------------------------|----------|
| Size: Custom | Document Number: DW Calpella | Rev: X01 |
|--------------|------------------------------|----------|

Date: Monday, January 18, 2010 Sheet 50 of 91

SSID = PWR.Plane.Regulator_1p8v

APL5930 for +1.8V_RUN



<Core Design>


| | | | |
|--------------------------------------------------------------------------------|---------------------------------------|----------------------------|----|
| DELL | | Wistron Corporation | |
| 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. | | | |
| Title APL5930 +1.8V RUN | | | |
| Size Custom | Document Number DW Calpella | Rev X01 | |
| Date: Monday, January 18, 2010 | Sheet 51 | of | 91 |

(Blank)

<Core Design>

| | | | | | |
|---------------------------------------------------------------------------------------|------------------------|--|-------------------------------------------------------------------------------------------------------------|----|------------|
|  | | | Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. | | |
| Title | | | | | |
| (Reserve) | | | | | |
| Size | Document Number | | | | Rev |
| Custom | Vostro Calpella | | | | X01 |
| Date: Monday, January 18, 2010 | | | Sheet | 52 | of 91 |


SSID = CPU.GFX.Regulator




SSID = VIDEO

Close PCH

Close GPU





UMA/DIS LVDS DDC CLK/DAT select circuit




H=>B1 -iGPU PCH (UMA)
L=>B0 -dGPU GPU (DIS)

[21.55.57] EDID_SELECT# >>> EDID_SELECT#




LVDS CONNECTOR




20.F1555.030


UMA/DIS LVDS PWM select circuit



H=>B1 -iGPU PCH (UMA)
L=>B0 -dGPU GPU (DIS)




For EMI request



SSID = Inverter



INVERTER POWER



69.50007.A41
2ND : 69.50007.A31

SSID = VIDEO

LCD POWER



H=>B1 -iGPU PCH (UMA)
L=>B0 -dGPU GPU (DIS)

<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **LCD/Inverter Connector**

Size: Document Number
Custm: **Vostro Calpella**

Date: Monday, January 18, 2010 Sheet 54 of 91



SSID = VIDEO





20.20401.015

Layout Note:
 *Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN.
 * RGB signal will hit 75 Ohm first, then pi-filter, finally CRT CONN.

- AFTP5503 ① +5V_CRT_RUN
- AFTP5501 ① DDC_DATA_CON
- AFTP5505 ① DDC_CLK_CON
- AFTP5507 ① CRT_R
- AFTP5506 ① CRT_G
- AFTP5508 ① CRT_B
- AFTP5504 ① JVGA_HS
- AFTP5505 ① JVGA_VS



UMA/DIS CRT DDC CLK/DAT select circuit



H=>B1 -iGPU PCH (UMA)
 L=>B0 -dGPU GPU (DIS)



<Core Design>

Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CRT Connector**

Size: A3 Document Number: **Vostro Calpella** Rev: **X01**

Date: Monday, January 18, 2010 Sheet 55 of 91


(Blank)

<Core Design>

| | | | | | |
|---------------------------------------------------------------------------------------|------------------------|--|-------------------------------------------------------------------------------------------------------------|----|------------|
|  | | | Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. | | |
| Title | | | | | |
| (Reserve) | | | | | |
| Size | Document Number | | | | Rev |
| Custom | Vostro Calpella | | | | X01 |
| Date: Monday, January 18, 2010 | | | Sheet | 56 | of 91 |


UMA/DIS HDMI signal select circuit

Place near connector




Close to PCH

UMA HDMI level shift circuit





jitter elimination control




PS8101 TMDS inputs equalization control


| PC0 | PC1 | EQ |
|-----|-----|------|
| 0 | 0 | 8db |
| 0 | 1 | 4db |
| 1 | 0 | 12db |
| 1 | 1 | 0db |




Place near connector





Close HDMI Connect





HDMI level shift circuit



UMA/DIS HDMI Detection select circuit



UMA/DIS HDMI DDC CLK/DAT select circuit



5V @ HDMI side

©Core Design-

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Heichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **HDMI Connector**

Size: Document Number: **Vostro Calpella** Rev: **X01**

Date: Monday, January 18, 2010 Sheet 57 of 91

SSID = Thermal

Fan Connector




<Core Design>




| | | |
|--------------------------------|-------------------------------------------|-------------------|
| Title FAN | | |
| Size A3 | Document Number Vostro Calpella | Rev X01 |
| Date: Monday, January 18, 2010 | Sheet 58 of 91 | |

ODD Connector




62.10065.671

SATA HDD Connector




62.10065.911

Close to CONN
5V power pin



Close to CONN
3.3V power pin




<Core Design>



| | | |
|-----------------------------------|-------------------------------------------|-------------------|
| Title HDD/ODD Connector | | |
| Size A3 | Document Number Vostro Calpella | Rev X01 |
| Date: Monday, January 18, 2010 | Sheet 59 of 91 | |


(Blank)

<Core Design>

| | | | | | |
|---------------------------------------------------------------------------------------|------------------------|--|-------------------------------------------------------------------------------------------------------------|----|------------|
|  | | | Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. | | |
| Title | | | | | |
| (Reserve) | | | | | |
| Size | Document Number | | | | Rev |
| Custom | Vostro Calpella | | | | X01 |
| Date: Monday, January 18, 2010 | | | Sheet | 60 | of 91 |


(Blank)

<Core Design>


| | | | | | |
|---------------------------------------------------------------------------------------|------------------------|--|-------------------------------------------------------------------------------------------------------------|----|------------|
|  | | | Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. | | |
| Title | | | | | |
| (Reserve) | | | | | |
| Size | Document Number | | | | Rev |
| Custom | Vostro Calpella | | | | X01 |
| Date: Monday, January 18, 2010 | | | Sheet | 61 | of 91 |

SSID = Flash.ROM

SPI FLASH ROM (256K bytes) for KBC




SPI FLASH ROM (4M bytes) for PCH



SSID = RBATT

RTC Connector



20.D0075.102


<Core Design>




| | | |
|--------------------------------------|-------------------------------------------|-------------------|
| Title EEPROM/RTC Connector | | |
| Size A3 | Document Number Vostro Calpella | Rev X01 |
| Date: Monday, January 18, 2010 | Sheet 62 of 91 | |

SSID = Wireless

Mini Card Connector(802.11a/b/g/n)



DW 10/22 Item 20
 DW 01/06 Item 1
 1-co-layout should not be allowed in X-build



<Core Design>

DELL Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **MINICARD(WLAN)/ITP CONN**

| | | |
|--------------------------------|-----------------------------------------|-----------------|
| Size: A3 | Document Number: Vostro Calpella | Rev: X01 |
| Date: Monday, January 18, 2010 | Sheet: 64 of 91 | |



SSID = Wireless

Mini Card Connector(WWAN)

Place near MINI Card CONN



Place near Pin 24



62.10043.841

<Core Design>




| | | |
|--------------------------------|-------------------------------------------|-------------------|
| Title WWAN Connector | | |
| Size A3 | Document Number Vostro Calpella | Rev X01 |
| Date: Monday, January 18, 2010 | Sheet 65 of 91 | |

For LED & Capacity board:

| LED Type | Color | Power rail |
|---------------------|-------|------------|
| SCRL LED | White | ALW |
| CAP LED | White | ALW |
| NUM LED | White | ALW |
| PWR BTN LED | White | ALW |
| SATA ACT LED1 | White | RUN |
| BT ACT LED | White | RUN |
| WLAN WWAN WIMAX LED | White | RUN |
| | | |

PWR BTN LED

For LED & Capacity board



SCRLK LED

For LED & Capacity board:



CAPS LED



NUM LED



Remove BJT to daughter board

Bluetooth LED

For LED & Capacity board:



For IO board


| LED Type | Color | Power rail |
|--------------|--------------------|------------|
| PWR LED2 | White(Multi-color) | ALW |
| BATTERY LED2 | Amber(Multi-color) | ALW |
| | White(Multi-color) | ALW |

WLAN WWAN WIMAX LED

DW
10/22 Item 20




HD LED




Battery & Power LED


DW
12/08 Item 5



For IO board



For IO board




For IO board

<Core Design>

| | | | |
|--------------------------------|-------------------------------------------|-------------------------------------------------------------------------------------------------------------|-------|
| | | Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. | |
| | | Title <h2 style="text-align: center;">LED</h2> | |
| Size A3 | Document Number Vostro Calpella | Rev X01 | |
| Date: Monday, January 18, 2010 | | Sheet 66 | of 91 |

(Blank)

<Core Design>

| | | | |
|---------------------------------------------------------------------------------------|------------------------|-------------------------------------------------------------------------------------------------------------|-------|
|  | | Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. | |
| Title | | | |
| (Reserve) | | | |
| Size | Document Number | Rev | |
| Custom | Vostro Calpella | X01 | |
| Date: Monday, January 18, 2010 | | Sheet 67 | of 91 |


SSID = KBC

Internal Keyboard Connector




20.K0259.030

KB Backlight CONN



SSID = Touch.Pad


TouchPad Connector




<Core Design>

| | | | | | |
|--------------------------------|------------------------|--|-------------------------------------------------------------------------------------------------------------|--|------------|
| | | | Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. | | |
| Title | | | | | |
| Keyboard/Touch Pad | | | | | |
| Size | Document Number | | | | Rev |
| Custom | Vostro Calpella | | | | X01 |
| Date: Monday, January 18, 2010 | | | Sheet 68 of 91 | | |


Hall Sensor Connector



<Core Design>

| | | |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------|----------------|
|  Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. | | |
| Title | | |
| Hall sensor | | |
| Size | Document Number | Rev |
| Custom | Vostro Calpella | X01 |
| Date: | Monday, January 18, 2010 | Sheet 69 of 91 |

GOLDEN FINGER FOR DEBUG BOARD



<Core Design>

DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **Debug port**

| | | |
|--------------|-----------------------------------------|-----------------|
| Size: Custom | Document Number: Vostro Calpella | Rev: X01 |
|--------------|-----------------------------------------|-----------------|

Date: Monday, January 18, 2010 Sheet 70 of 91

(Blank)

<Core Design>



| | | | | | |
|---------------------------------------------------------------------------------------|------------------------|--|-------------------------------------------------------------------------------------------------------------|----|------------|
|  | | | Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. | | |
| Title | | | | | |
| (Reserve) | | | | | |
| Size | Document Number | | | | Rev |
| Custom | Vostro Calpella | | | | X01 |
| Date: Monday, January 18, 2010 | | | Sheet | 71 | of 91 |

(Blank)


<Core Design>

| | | | | | |
|---------------------------------------------------------------------------------------|------------------------|--|-------------------------------------------------------------------------------------------------------------|----|------------|
|  | | | Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. | | |
| Title | | | | | |
| (Reserve) | | | | | |
| Size | Document Number | | | | Rev |
| Custom | Vostro Calpella | | | | X01 |
| Date: Monday, January 18, 2010 | | | Sheet | 72 | of 91 |

SSID = User.Interface



- AFTP7303 1 AUD_DMIC_IN0_R
- AFTP7304 1 +3.3V_CAMERA
- AFTP7305 1 CAMERA_USB1-
- AFTP7306 1 CAMERA_USB1+



DW
01/06 Item 1
1.co-layout should not be allowed in X-build

DW
01/18 Item 1


DW
12/08 Item 5

<Core Design>



| | | |
|--------------------------------|-----------------------------------------------------|-------------------|
| Title Camera CONN | | |
| Size A3 | Document Number Vostro Montevina Discrete | Rev X01 |
| Date: Monday, January 18, 2010 | Sheet 73 of 91 | |


UMA/DIS LVDS signal select circuit



FUNCTION TABLE


| SEL | FUNCTION | OUTPUT |
|-----|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------|
| L | TMDSn+ = ATMDSn+ TMDSn- = ATMDSn- TMDSClk+ = ATMDSCLK+ TMDSClk- = ATMDSCLK- BTMDSn+ = High Impedance BTMDSn- = High Impedance BTMDSCLK+ = High Impedance BTMDSCLK- = High Impedance | TMDSn+ TMDSn- TMDSClk+ TMDSClk- |
| H | TMDSn+ = BTMDSn+ TMDSn- = BTMDSn- TMDSClk+ = BTMDSCLK+ TMDSClk- = BTMDSCLK- ATMDSn+ = High Impedance ATMDSn- = High Impedance ATMDSCLK+ = High Impedance ATMDSCLK- = High Impedance | TMDSn+ TMDSn- TMDSClk+ TMDSClk- |

UMA LVDS signal circuit




UMA/DIS CRT Hsync/Vsync select circuit

Hsync & Vsync level shift



UMA/DIS CRT signal select circuit



| \bar{E} | S | YA | YB | YC | YD | Function |
|-----------|---|------|------|------|------|----------|
| H | X | Hi-Z | Hi-Z | Hi-Z | Hi-Z | Disable |
| L | L | IA0 | IB0 | IC0 | ID0 | S = 0 |
| L | H | IA1 | IB1 | IC1 | ID1 | S = 1 |

<Core Design>

DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.


Title: **Swith-1**
 Size: Custom Document Number: **Vostro Calpella** Rev: **X01**
 Date: Monday, January 18, 2010 Sheet 74 of 91

(Blank)

<Core Design>


| | | |
|---------------------------------------------------------------------------------------|------------------------|-------------------------------------------------------------------------------------------------------------|
|  | | Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. |
| Title | | |
| Reserve | | |
| Size | Document Number | Rev |
| A3 | Vostro Calpella | X01 |
| Date: Monday, January 18, 2010 | | Sheet 75 of 91 |

DC_IN board CON




20.F1009.060

TPM board CON



Place near CON1





- +5V_ALW : 2000mA
- +3.3V_ALW : 347mA
- +3.3V_RUN/+5V_RUN:80mA (Touch Panel)
- KBC_PWR : < 1mA
- +PWR_SRC : Estimated by using battery 11.1V,85W

<Core Design>


| | | |
|-------------------------------------------------------------------------------------------------------------|--------------------------|----------------|
| Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. | | |
| Title DC_IN/TPM board CON | | |
| Size | Document Number | Rev |
| Custom | Vostro Calpella | X01 |
| Date: | Monday, January 18, 2010 | Sheet 76 of 91 |

SSID = User.Interface


Audio board CON



| | | |
|----------|---|-----------------------|
| AFTP7710 | 1 | +5V_RUN |
| AFTP7706 | 1 | +3.3V_RUN |
| AFTP7708 | 1 | WIRELESS_ON#/OFF |
| AFTP7702 | 1 | WLAN_ACT |
| AFTP7703 | 1 | BLUETOOTH_EN |
| AFTP7704 | 1 | BT_ACTIVE_K# |
| AFTP7705 | 1 | BT_ACT |
| AFTP7707 | 1 | USB_PP8 |
| AFTP7708 | 1 | USB_PN8 |
| AFTP7712 | 1 | PCH_AZ_CODEC_BITCLK_R |
| AFTP7713 | 1 | PCH_SDIN_CODEC |
| AFTP7714 | 1 | PCH_SDOUT_CODEC |
| AFTP7715 | 1 | PCH_AZ_CODEC_SYNC |
| AFTP7716 | 1 | PCH_AZ_CODEC_RST# |
| AFTP7718 | 1 | SB_SPKR |
| AFTP7719 | 1 | KBC_BEEP |
| AFTP7720 | 1 | AUD_DMIC_IN0 |
| AFTP7721 | 1 | AUD_DMIC_CLK_G |
| AFTP7723 | 1 | AMP_MUTE# |




Place near CON6



| | | |
|----------|---|------------------|
| AFTP7758 | 1 | +3.3V_ALW |
| AFTP7757 | 1 | +3.3V_RUN |
| AFTP7760 | 1 | +1.5V_RUN |
| AFTP7762 | 1 | USB_PN12 |
| AFTP7759 | 1 | USB_PP12 |
| AFTP7769 | 1 | NEWCARD_CLKREQ# |
| AFTP7768 | 1 | PCH_SMB_CLK |
| AFTP7767 | 1 | PCH_SMB_DATA |
| AFTP7777 | 1 | PM_SLP_S3# |
| AFTP7776 | 1 | PM_SLP_S4# |
| AFTP7773 | 1 | BATT_LED_ORANGE |
| AFTP7772 | 1 | PWR2_LED |
| AFTP7781 | 1 | PLT_RST# |
| AFTP7785 | 1 | BATT_LED_WHITE |
| AFTP7787 | 1 | +5V_ALW |
| AFTP7771 | 1 | CLK_PCIE_NEW# |
| AFTP7770 | 1 | CLK_PCIE_NEW |
| AFTP7761 | 1 | PCIE_IRXN5_NTXN5 |
| AFTP7765 | 1 | PCIE_IRXP5_NTXP5 |
| AFTP7764 | 1 | PCIE_ITXN5_NRXN5 |
| AFTP7763 | 1 | PCIE_ITXP5_NRXP5 |
| AFTP7775 | 1 | USB_PN13 |
| AFTP7766 | 1 | USB_PP13 |
| AFTP7774 | 1 | PCIE_WAKE# |
| AFTP7778 | 1 | CLK_PCH_48M |

IO board CON



| | |
|-----------|----------|
| +1.5V_RUN | : 650mA |
| +3.3V_RUN | : 1775mA |
| +3.3V_ALW | : 275mA |
| +5V_ALW | : 60mA |

<Core Design>


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Audio BD/IO BD CONN**


Size: Custom | Document Number: **Vostro Montevina Discrete** | Rev: **X01**

Date: Monday, January 18, 2010 | Sheet: 77 of 91

Finger Printer Connector




LED&Capacity board CONN



+3.3V_RUN : 3.5mA
 +5V_RUN : 240mA
 +5V_ALW : 80mA

<Core Design>

| | | | |
|--------------------------------|------------------------|-------------------------------------------------------------------------------------------------------------|----------|
| | | Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. | |
| | | Title Finger Printer/Capacity | |
| Size | Document Number | Rev | |
| Custom | Vostro Calpella | X01 | |
| Date: Monday, January 18, 2010 | | Sheet | 78 of 91 |




<Core Design>

DELL Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.




Title: **VGA-POWER/GND(3/4)**

| | | |
|--------------------------------|-----------------------------------------|-----------------|
| Size: A3 | Document Number: Vostro Calpella | Rev: X01 |
| Date: Monday, January 18, 2010 | Sheet: 82 | of: 91 |

SSID = VIDEO




64X16 SAMSUNG K4W1G1646E-HC12 P/N:72.41164.H0U
 64X16 HYNIX H5TQ1G63BFR-12C P/N:72.51G63.C0U



SSID = PWR.Plane.Regulator_GFX

$$V_{out} = 0.704V * (R1 + R2) / R2$$




DIS
 Thermal Design Current = 12.9A
 Max Current = 16.77A
 18.45A < OCP < 21.81A

Frequency setting
 470K --> 290KHz
 200K --> 340KHz
 100K --> 380KHz
 39K --> 430KHz

2009/10/30 X01

| PWRCNTL_0 | PWRCNTL_1 | +VCC_GFX_CORE |
|-----------|-----------|---------------|
| L | H | 1.03V |
| L | L | 0.85V |

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
 Inductor: 1.5UH PCMC104T-1R5MN Cynotec DCR:4.2mohm Isat =33Arms 68.1R510.10J
 O/P cap: 330U 2V EEF5X0D331ER 9m0hm 3Arms Panasonic/ 79.33719.L01
 H/S: SI7686DP/ POWERPAK-8/ 11m0hm/14m0hm@4.5Vgs/ 84.07686.037
 L/S: SiR460DP/ POWERPAK-8/ 4.9m0hm/6.1mohm@4.5Vgs/ 84.00460.037
 Switching freq-->350KHz




<Core Design>


Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

| | | | | | |
|--------|----------------------------|-------|------------------------|----|----|
| Title | | | TPS51218 +VCC GFX CORE | | |
| Size | Document Number | Rev | | | |
| Custom | Vostro Calpella (Discrete) | X01 | | | |
| Date: | Monday, January 18, 2010 | Sheet | 86 | of | 91 |


+3.3V_RUN_GPU




+1.05V_GFX_PCIE:



+1.5V_RUN_GPU:



+1.8V_RUN_GPU



<Core Design>

DELL **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Heichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **LDO 1.8V**

| | | |
|--------|--------------------------|----------------|
| Size | Document Number | Rev |
| Custom | Vostro Calpella | X01 |
| Date: | Monday, January 18, 2010 | Sheet 87 of 91 |

| DATE | VERSON | ITEM | PAGE | Modify List | Issue Description | OWNER |
|------------|--------|------------|------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------|---------------------------------------|
| 2009/10/15 | X01 | 1 | 25 | Swapped Q2515 C,E Pin | For correct. | EE |
| | | 2 | All | Combine pull-up/down resistors from single to series resistor | For save more part counts | EE |
| | | 3 | 37 | Update 10mW circuit. | For DC mode power consumption can be less than 10mW under S5. | EE |
| | | 4 | 22 | Add U2213,R2221 | Added 3v/5v S5 power good to control resume reset sequence circuit prevent RTC data loss. | EE |
| | | 5 | 51 | stuffed PC5105 with 1uF | For power sequencing of +1.8V_RUN , Delay timing | EE |
| | | 6 | 23 | Added 25M Crystal | For DCI (DisplayClock_Integration) | EE |
| | | 7 | 79 | Added BOSS4 | For Steady the thermal module | EE |
| | | 9 | All | BOSS1 from 34.4W005.001 to 34.4CQ03.101 CON3 from 20.K0315.005 to 20.K0293.006 CON4 from 20.K0315.028 to 20.K0275.028 CON6 from 20.K0315.036 to 20.K0276.036 DM1 from 62.10017.U81 to 62.10017.P31 DM2 from 62.10017.U71 to 62.10017.Q31 HOLE1 from ZZ.00PAD.I71 to ZZ.00PAD.G51 HOLE2 from ZZ.00PAD.K81 to ZZ.00PAD.E11 HOLE3 from ZZ.00PAD.N81 to ZZ.00PAD.D71 HOLE4 from ZZ.00PAD.N81 to ZZ.00PAD.D71 HOLE5 from ZZ.00PAD.K11 to ZZ.00PAD.E11 HOLE6 from ZZ.00PAD.I71 to ZZ.00PAD.G51 HOLE7 from ZZ.00PAD.I71 to ZZ.00PAD.G51 HOLE8 from ZZ.00PAD.N91 to ZZ.00PAD.D31 HOLE9 from ZZ.00PAD.J01 to ZZ.00PAD.D11 LCD1 from 20.F1093.040 to 20.F1555.030 TPAD1 from 20.K0320.004 to 20.K0265.004 | For ME request Changed connect PN: | ME |
| | | 2009/10/16 | | 1 | 37,87 | Removed CAPA_RST# from Capacity board |
| | | | | Added Switch Baord Detection circuit | For software request. | EE |
| 2009/10/19 | | 1 | 77 | Reversal CON6 Pin 36 <-> 1 ; 35 <-> 2 | For new connect pin define. | EE |
| | | 2 | 9,27 | Changed RN907,L2701,L2704 | For update components | EE |
| | | 3 | 74 | Swapped the RN7408,RN7409,RN7410,RN7411 | For Layout request. | EE |

<Core Design>

| | | | |
|-----------------------------------------------|------------------------|-----------------------------------------------------------------------------|------------|
| DELL | | Wistron Corporation | |
| | | 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. | |
| Title Change List - EE(1) | | | |
| Size | Document Number | Rev | |
| Custom | Vostro Calpella | | X01 |
| Date: Monday, January 18, 2010 Sheet 88 of 91 | | | |

| DATE | VERSION | ITEM | PAGE | Modify List | Issue Description | OWNER |
|------------|---------|------|-------|----------------------------------------------------------------------------------------|----------------------|-------|
| 2009/10/19 | X01 | 2 | 81 | Remove R8149 | For EMI team request | EMI |
| | | | 21 | PCLK_FWH、CLK_PCI_FB、PCLK_KBC、PCLK_TPM reserve by pass cap | | |
| | | | 23 | CLK_PCH_48M reserve by pass cap | | |
| | | | 23 | Romove R2350 and C2324 | | |
| | | | 37 | Romove R3726 and C3704 | | |
| | | | 79 | Reserve +PWR_SRC to GND cap | | |
| 2009/10/22 | | 3 | 79 | Add EC7934 0.1u in +VCC_CORE | For EMI team request | EMI |
| | | | | Add EC7911 0.1u +1.5V_SUS to GND cap*1 | | |
| | | | | Add EC7935,EC7936 0.1u +1.5V_SUS to GND cap*2 | | |
| | | | | Add EC7937 0.1u +1.5V_SUS to GND cap*1 | | |
| | | | | Add EC7938 0.1u +PWR_SRC to GND cap*1 | | |
| | | | | Update TR6304,TR6305 p/n to 68.00201.141 | | |
| 2009/10/23 | | 4 | 73 | Move EC7302 | For EMI team request | EMI |
| | | | 79 | dummy 0.1u x 2 in green area 6135,195 ----EC7939,EC7940 | | |
| | | | | dummy 0.1u cap in red area 1755,4435 -----EC7941 | | |
| | | | | dummy 1000p in green area 5225,6950----EC7942 | | |
| | | | | dummy 1000p in green area 3780,6180-----EC7943 | | |
| | | | | dummy 104p and 1000p in green area 5385,7010---EC7944,EC7945 | | |
| | | | | dummy 0.1u in green area 3400,6300---EC7946 | | |
| | | | | dummy 0.1u in green area 1240,4035--EC7947 | | |
| | | | 55 | add damping 33ohm on R,G,B Singel---R5594,R5595,R5596 | | |
| 2009/12/08 | SC | 1 | 79 | mount EC7948,EC7949,EC7934 | For RF Team request | RF |
| 2009/12/09 | SC | 1 | 73 | mount LECM2012H-900QT-GP in L7301 | For EMI team request | EMI |
| | | 2 | 24,77 | change R2405 from 10 ohm to 56 ohm and mount 120 ohm bead bead p/n:BLM15EG121SN1 L7702 | | |
| | | 3 | 73 | mount 220p cap on EC7302 and EC7303 | | |
| | | 4 | 79 | Add EC7950 | | |

<Core Design>

| | | | |
|----------------------------------------------------------------------------|------------------------|----------------------------|----|
| DELL | | Wistron Corporation | |
| 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. | | | |
| Title Change List - EMI&RF | | | |
| Size | Document Number | Rev | |
| Custom | Vostro Calpella | X01 | |
| Date: Monday, January 18, 2010 | Sheet 90 | of | 91 |

