


### Schematics Page Index (Title / Revision / Change Date)

Page	Title of Schematics Page	Rev.	Date	Page	Title of Schematics Page	Rev.	Date
01	Index Page	0.1		51	VGA (FBA_DDR3)	0.1	
02	Block Diagram(System)	0.1		52	VGA (DACAB)	0.1	
03	Arrandale(DMI,PEG,FDI)	0.1		53	VGA (IFP_ABCDEF)	0.1	
04	Arrandale(CLK,MISC,JTAG)	0.1		54	VGA (GPIO)	0.1	
05	Arrandale(DDR3)	0.1		55	VGA (CRYSTAL)	0.1	
06	Arrandale(POWER)	0.1		56	VGA (GND)	0.1	
07	Arrandale(GRAPHIC POWER)	0.1		57	VGA (VRAM DDR3) 1/2	0.1	
08	Arrandale(GND)	0.1		58	VGA (VRAM DDR3) 2/2	0.1	
09	Arrandale(RESERVE)	0.1		59	VGA (VRAM BYPASS)	0.1	
10	DDR3(SO-DIMM_1)	0.1		60	LVDS	0.1	
11	PCH(HDA,JTAG,SAT)	0.1		61	HDMI	0.1	
12	PCH(PCI-E,SMBUS,CLK)	0.1		62	CRT	0.1	
13	PCH(DMI,FDI,GPIO,PM)	0.1		63	Optimus	0.1	
14	PCH(LVDS,DDI)	0.1		64	HOLE&BOSS	0.1	
15	PCH(PCI,USB,NVRAM)	0.1		65	EVT History	0.1	
16	PCH(GPIO,VSS_NCTF,RSVD)	0.1					
17	PCH(POWER) 1/2	0.1					
18	PCH(POWER) 2/2	0.1					
19	PCH(VSS)	0.1					
20	CLOCK GEN	0.1					
21	EC+KBC(WPCE775L) 1/2	0.1					
22	EC+KBC(WPCE775L) 2/2	0.1					
23	BIOS ROM/DEBUG PORT	0.1					
24	Card reader (RTS5159-GR)	0.1					
25	WLAN	0.1					
26	Bluetooth Connector	0.1					
27	USB/eSATA Combo	0.1					
28	FAN/THERMAL SENSOR	0.1					
29	TOUCHPAD&LID&LED	0.1					
30	SATA HDD	0.1					
31	KB/DB CONNECTOER	0.1					
32	Audio Block Diagram	0.1					
33	Codec	0.1					
34	HP,EXT MIC	0.1					
35	MUTE	0.1					
36	PWR_Power Design Diagram	0.1					
37	PWR_Charger_TI	0.1					
38	PWR_+5V/+3V_TI	0.1					
39	PWR_+1_5V/+0_75V_UPI	0.1					
40	PWR_+1_05V_VTT_UPI	0.1					
41	PWR_1_8V_GMT	0.1					
42	PWR_VHCORE_ON	0.1					
43	PWR_+GFXCORE_ON	0.1					
44	PWR_NV_VDD_TI	0.1					
45	PWR_Others power plane	0.1					
46	PWR_OVP function	0.1					
47	VGA Block Diagram	0.1					
48	VGA (PCI-E)	0.1					
49	VGA (PCI-E TX)	0.1					
50	VGA (PCIE RX&STRAP)	0.1					


<b>FOXCONN</b> HON HAI PRECISION IND. CO., LTD. CPBG - R&D Division		
Title		
Index		
Size A3	Document Number <b>W920 PVT</b>	Rev 0.1
Date: Wednesday, May 12, 2010	Sheet 1	of 71

# W920 Calpella Platform Block Diagram

<http://hobi-elektronika.net>





Layout Note:  
 Comp0,1 connect with  $Z_0=49.9$  ohm,  
 Comp2,3 connect with  $Z_0=20$  ohm,  
 In order to minimize resistance,  
 use thick traces to route all  
 COMP signals, use 10-mils  
 (0.254-mm) wide trace for  
 routing less than 500 mils (12.7  
 mm), or 20-mils (0.508-mm)  
 wide trace for routing between  
 500 mils (12.7 mm) and  
 1000 mils (25.4 mm). Keep 20-mils  
 (0.508-mm) spacing to  
 any other signals in order to  
 minimize crosstalk.



<b>FOXCONN</b>		HON HAI Precision Ind. Co., Ltd.
		CCPBG - R&D Division
Title	Arrandale (DMI,PEG,FDI)	
Size	Document Number	Rev
A3	<b>W920 PVT</b>	0.1
Date:	Monday, May 17, 2010	Sheet 3 of 71

Layout Note:  
 Comp0,1 connect with Zo=49.9 ohm,  
 Comp2,3 connect with Zo=20 ohm,  
 In order to minimize resistance,  
 use thick traces to route all  
 COMP signals, use 10-mils  
 (0.254-mm) wide trace for  
 routing less than 500 mils (12.7  
 mm), or 20-mils (0.508-mm)  
 wide trace for routing between  
 500 mils (12.7 mm) and  
 1000 mils (25.4 mm). Keep 20-mils  
 (0.508-mm) spacing to  
 any other signals in order to  
 minimize crosstalk.






SOCKET\_988P  
FOX\_PZ98827-364A-01F

SOCKET\_988P  
FOX\_PZ98827-364A-01F

<b>FOXCONN</b>		HON HAI Precision Ind. Co., Ltd.	
		CCPBG - R&D Division	
Title <b>Arrandale (DDR3)</b>			
Size	Document Number		Rev
A3	<b>W920 PVT</b>		0.1
Date:	Monday, May 17, 2010	Sheet	5 of 71

AR SV:48A

AR SV:18A



**VCOREdecoupling**  
 16 x 10uF  
 12 x 22uF


Intel Checklist Rev1.1 P54:  
 12x 0805 22uF inside cavity,  
 7x 0805 10uF under cavity and  
 9 x 0805 10uF between inductor  
 and socket on top layer

VHCORE

AG35	VCC1
AG34	VCC2
AG33	VCC3
AG32	VCC4
AG31	VCC5
AG30	VCC6
AG29	VCC7
AG28	VCC8
AG27	VCC9
AG26	VCC10
AE35	VCC11
AE34	VCC12
AE33	VCC13
AE32	VCC14
AE31	VCC15
AE30	VCC16
AE29	VCC17
AE28	VCC18
AE27	VCC19
AE26	VCC20
AD35	VCC21
AD34	VCC22
AD33	VCC23
AD32	VCC24
AD31	VCC25
AD30	VCC26
AD29	VCC27
AD28	VCC28
AD27	VCC29
AD26	VCC30
AC35	VCC31
AC34	VCC32
AC33	VCC33
AC32	VCC34
AC31	VCC35
AC30	VCC36
AC29	VCC37
AC28	VCC38
AC27	VCC39
AC26	VCC40
AA35	VCC41
AA34	VCC42
AA33	VCC43
AA32	VCC44
AA31	VCC45
AA30	VCC46
AA29	VCC47
AA28	VCC48
AA27	VCC49
AA26	VCC50
Y35	VCC51
Y34	VCC52
Y33	VCC53
Y32	VCC54
Y31	VCC55
Y30	VCC56
Y29	VCC57
Y28	VCC58
Y27	VCC59
Y26	VCC60
V35	VCC61
V34	VCC62
V33	VCC63
V32	VCC64
V31	VCC65
V30	VCC66
V29	VCC67
V28	VCC68
V27	VCC69
V26	VCC70
U35	VCC71
U34	VCC72
U33	VCC73
U32	VCC74
U31	VCC75
U30	VCC76
U29	VCC77
U28	VCC78
U27	VCC79
U26	VCC80
R35	VCC81
R34	VCC82
R33	VCC83
R32	VCC84
R31	VCC85
R30	VCC86
R29	VCC87
R28	VCC88
R27	VCC89
R26	VCC90
P35	VCC91
P34	VCC92
P33	VCC93
P32	VCC94
P31	VCC95
P30	VCC96
P29	VCC97
P28	VCC98
P27	VCC99
P26	VCC100

SOCKET\_988P  
 FOX\_PZ98827-364A-01F

I. 1V RAIL POWER




CPU CORE SUPPLY


POWER



CPU VIDS

SENSE LINES




<b>FOXCONN</b>		HON HAI Precision Ind. Co., Ltd.	
		CCPBG - R&D Division	
Title	<b>Arrandale (POWER)</b>		
Size	Document Number	Rev 0.1	
Custom	<b>W920 PVT</b>		
Date:	Monday, May 17, 2010	Sheet	6 of 71










PCI Express Configuration Select  
CFG0 1 : Single PEG  
0 : Bifurcation enabled




CFG3 PCI Express Static Lane Reversal  
CFG3 1 : Normal Operation  
0 : Lane Numbers Reversed  
15 -> 0, 14 -> 1, ...










CFG4 Display Port Presence  
CFG4 1 : Disabled ; No Physical Display Port  
attached to Embedded Display Port  
0 : Enable ; An external Display Port device  
is connected to the Embedded Display Port



RESERVED










Delay time from VCCRTC high to RTCRST# inactive 18~25ms

<http://hobi-elektronika.net>

0223: Change Y1 from 1F-X32K768-1000 to 1F-X32K768-2006 for purchase difficult



Audio



srtap low for ME disable control by EC

Low (0) - Flash Descriptor Security will be overridden. Also, when this signals is sampled on the rising edge of PWROK then it will also disable Intel ME and its features.  
High (1) - Security measure defined in the Flash Descriptor will be enabled






HDA\_SYNC internal Pull-D


HIGH=Default On Die PLL VR is supplied by 1.5V  
LOW= On Die PLL VR is supplied by 1.8V


<b>FOXCONN</b>		HON HAI Precision Ind. Co., Ltd.	
		CCPBG - R&D Division	
Title <b>PCH (HDA,JTAG,SAT)</b>			
Size A3	Document Number <b>W920 PVT</b>	Rev 0.1	
Date: Monday, May 17, 2010	Sheet 11	of 71	

PCI-E Port Table



Port	Function
Port1	WLAN
Port2	Gigabit LAN
Port3	X
Port4	X
Port5	X
Port6	X
Port7	X
Port8	X








04/15:Calpella Platform - Design Guide - Addendum / Update - Rev. 1.52 (Doc #414044)..







Strap for Boot-BIOS

	GNT1#	GNT0#
LPC	LOW	LOW
Reserved (NAND)	LOW	HI
PCI	HI	LOW
SPI(Default)	HI	HI


Internal pull-up 20K



Buffer to reduce loading on PLT\_RST#.

- X H40 AD0
- X N34 AD1
- X C44 AD2
- X A38 AD3
- X J34 AD4
- X A40 AD5
- X D45 AD6
- X A47 AD7
- X F36 AD8
- X H48 AD9
- X F40 AD10
- X C40 AD11
- X M48 AD12
- X M45 AD13
- X F53 AD14
- X M40 AD15
- X M43 AD16
- X J36 AD17
- X K48 AD18
- X F40 AD19
- X C42 AD20
- X K46 AD21
- X M51 AD22
- X J52 AD23
- X K51 AD24
- X I34 AD25
- X F42 AD26
- X I40 AD27
- X G46 AD28
- X F44 AD29
- X M47 AD30
- X H36 AD31
- X I50 C/BE0#
- X G42 C/BE1#
- X H47 C/BE2#
- X G34 C/BE3#
- INT\_PIRQA# G38
- INT\_PIRQB# H51
- INT\_PIRQC# B37
- INT\_PIRQD# A44
- PCI\_REQ#0 F51
- PCH\_GPIO50 A46
- PCI\_REQ#2 B45
- PCH\_GPIO54 M53
- PCI\_GNT#0 F48
- PCI\_GNT#1 K45
- F36 GNT2# / GPIO53
- H53 GNT3# / GPIO55
- INT\_PIRQE# B41
- INT\_PIRQF# K53
- INT\_PIRQG# A36
- INT\_PIRQH# A43
- INT\_PIRQH# / GPIO5
- PCI\_RST# K6
- PCI\_SERR# F44
- PCI\_PERR# E50
- PCI\_IRDY# A42
- PAR H44
- PCI\_DEVSEL# F46
- PCI\_FRAME# C46
- PCI\_LOCK# D49
- PCI\_STOP# D41
- PCI\_TRDY# C48
- M7
- D5
- PLTRST#
- CLKOUT\_PCIO
- CLKOUT\_PC1
- CLKOUT\_PC2
- CLKOUT\_PC3
- CLKOUT\_PC4


- NV\_CE#0 AY9
- NV\_CE#1 BD1
- NV\_CE#2 AP15
- NV\_CE#3 BD8
- NV\_DQS0 AV9
- NV\_DQS1 BG8
- NV\_DQ0 / NV\_I00 AP7
- NV\_DQ1 / NV\_I01 AP6
- NV\_DQ2 / NV\_I02 AT6
- NV\_DQ3 / NV\_I03 BB1
- NV\_DQ4 / NV\_I04 AV6
- NV\_DQ5 / NV\_I05 BB3
- NV\_DQ6 / NV\_I06 BB3
- NV\_DQ7 / NV\_I07 BA4
- NV\_DQ8 / NV\_I08 BE4
- NV\_DQ9 / NV\_I09 BB4
- NV\_DQ10 / NV\_I010 BB7
- NV\_DQ11 / NV\_I011 BC8
- NV\_DQ12 / NV\_I012 BJ8
- NV\_DQ13 / NV\_I013 BJ6
- NV\_DQ14 / NV\_I014 BG6
- NV\_DQ15 / NV\_I015
- NV\_ALE BD3
- NV\_CLE AV6
- NV\_RCOMP AU2
- NV\_RB# AV7
- NV\_WR#\_RE# AY8
- NV\_WR#\_1\_RE# AY5
- NV\_WE#\_CK0 AV11
- NV\_WE#\_CK1 BF5
- USBP0N H18
- USBP0P J18
- USBP1N A18
- USBP1P C18
- USBP2N P20
- USBP2P J20
- USBP3N I20
- USBP3P F20
- USBP4N G20
- USBP4P A20
- USBP5N C20
- USBP5P M22
- USBP6N N22
- USBP6P B21
- USBP7N D21
- USBP7P J22
- USBP8N I22
- USBP8P F22
- USBP9N K22
- USBP9P A22
- USBP10N C22
- USBP10P G24
- USBP11N H24
- USBP11P L24
- USBP12N M24
- USBP12P A24
- USBP13N C24
- USBP13P C24
- USBRBIAS# B25
- USBRBIAS D25
- R182
- OC0# / GPIO59 N16
- OC1# / GPIO40 I16
- OC2# / GPIO41 E16
- OC3# / GPIO42 L16
- OC4# / GPIO43 E14
- OC5# / GPIO9 G16
- OC6# / GPIO10 E12
- OC7# / GPIO14 I16
- USB\_OC#0 N16
- USB\_OC#1 I16
- USB\_OC#2 E16
- USB\_OC#3 L16
- USB\_OC#4 E14
- USB\_OC#5 G16
- USB\_CRISIS# E12
- USB\_OC#7 I16
- USB\_OC#0




Intel AT-d is capable of being enabled when sampled high.

USB PORT	Function
PORT-0	USB PORT1
PORT-1	USB PORT2
PORT-2	USB PORT3
PORT-3	Blue tooth
PORT-4	NC
PORT-5	CAMERA
PORT-6	NC
PORT-7	NC
PORT-8	Card reader
PORT-9	WLAN Change to NC
PORT-10	NC
PORT-11	NC
PORT-12	NC
PORT-13	NC

In case of BIOS flash failed, the system may not boot OS. Our BIOS will implement a feature, when short the pad, BIOS will perform crisis recovery. If possible, please put the pad near the DIMM door, then end-user will be easily to recover their BIOS.



Reserve for BIOS Reset Place close to DIMM door




**FOXCONN** HON HAI Precision Ind. Co., Ltd.  
CCPBG - R&D Division

Title: **PCH (PCI,USB,NVRAM)**

Size: Document Number **W920 PVT** Rev 0.1


Date: Monday, May 17, 2010 Sheet 15 of 71







0327 EVT2--DVT : AB7 and AB13 net  
 neme change from PANEL\_ID0 and  
 PANEL\_ID1 to GPIO36 and GPIO37,  
 because PCH read EDID substitute  
 for panel ID.

0225: Disabe PCH thrmtrip protect follow other projects















FS	CPU	Power On	SRC	SATA	DOT96	REF	GPU	Card reader
0	133MHz	Default	100MHz	100MHz	96MHz	14.318MHz	27 MHz	48 MHz
1	100MHz							








0404: Reserve BL\_OFF#.  
**SYSTEM ID0-1**




	SYSID0	SYSID1	SYSID2
W920	0	0	0
W930	1	0	0






0404: Change GP076 from BL\_OFF# to PEX\_CLKREQ1 for SG.




0401: Change TS\_DATA & TS\_CLK pull high from +3VRUN to +ECVCC.



0223: Change Y4 from 1F-X32K768-1000 to 1F-X32K768-2006 for purchase difficult




0401: Change MM\_IRQ pull high from +3VRUN to +ECVCC.






0406: Change BT\_PRS# pull high from +3VRUN to +3VSUS.

0401: Cancel NC 100Kohm R5687 for SG.











MODEL ID0-1

ID1	ID0	SKU
1	0	external GFX with SG
0	0	NC
1	1	NC










0225: Add thrmtrip# pull up for disabe PCH thrmtrip protect.






change form NC\_4.7uF to 10uF on DVT







0408 EVT2--DVT: Delete U14 and C334 ,which were for Wlan usb interface!




### Bluetooth CONN







**USB/eSATA Combo**



0511 DVT- - PVT: Delete PTP60 because it did not used any time at this place .




0504 DVT- - PVT: Added PTP64 for L6 use fixture do the fan test.



D15 close to CN12.

**FAN**


0401 EVT2--DVT : R5857 resistor Change from 18K to 22K, for shut down temperature setting from 95 degree to 90 degree.



**HW THERMAL PROTECTION**

HW thermal shut down temperature setting 90 degree . Put Near CPU .



0323 EVT2--DVT Change: U125 pull low HW\_THRMAL\_SD# from pull low ALW\_ON, for Sequence issue when this function action at EC hang up.






SMBus slave Address  
1 0 0 1 1 0 0

0312 EVT2--DVT Change: NC U120 and NC C371 which are for DDR thermal sensor.


**Touch Pad CONN.**





0328: Delete L9,L10&L10 for cost down and add R5868 &R5869 .



## SATA HDD CONN






### K/B CONN





5/11  
Change KB test point for TE request


### CONN TO Touch Sensor daughter board













### CONN to I/O daughter board








# Audio Block Diagram








C806,C807 place close to pin 27



<b>FOXCONN</b>		HON HAI Precision Ind. Co., Ltd.	
Title <b>Codec</b>		CCPBG - R&D Division	
Size A3	Document Number <b>W920 PVT</b>	Rev	0.1
Date	Monday, May 17, 2010	Sheet	33 of 71





**BLACK  
Headphone**


**RED  
EXTERNAL MIC**

<b>FOXCONN</b>		HON HAI Precision Ind. Co., Ltd. CCPBG - R&D Division	
Title <b>HP_EXT MIC</b>			
Size	Document Number		Rev
A3	<b>W920 PVT</b>		0.1
Date:	Monday, May 17, 2010	Sheet	34 of 71

0315: Add EAPD for Audio pop noise issue.







Charge Current Set Table:

Charge Current	CHARGE_CTRL Voltage setting	Battery Temperature
1.5A	3.06V	
800mA(Max)	1.6V	
350mA (Min)	0.72V	
0A	0V	T > 45 °C or T < 0 °C

CELLS	CELL COUNT
FLOAT	2
AGND	3
VREF	4

VREF=3.3V->VDAC  
 $V_{bat} = \text{cell count} * [4V + 0.5 * (V_{adj} / V_{vdac})] = 12.595V$   
 (Vbat=4.2V when Vadj connected to REGN)  
 $I_{charge} = (V_{rsset} / V_{vdac}) * (0.1 / PR14) = 1.5A$   
 $I_{adaptr} = (V_{vacset} / V_{vdac}) * (0.1 / PR2) = 3.5A$   
 $IADAPT = (V_{vacp} - V_{vacn}) * 20$   
 Input OCP:  $(V_{ACp} - V_{ACn})_{max} / PR4 = 100mV / 12mohm = 8.33A$   
 Input OVP : 22.2V  
 Input UVP : 17V  
 Battery OCP :  $I_{charge} * 145\%$   
 Battery OVP :  $V_{bat} * 104\%$   
 Pre-charge :  $< 2.9V / \text{cell} ==> I_{charge} / 8$   
 Battery OTP : Tshut=155 degree  
 Fsw : 300KHz

change PQ4 & PQ6 from 17-S13424B-DV00 to 17-S13424B-DV01


SRP and SRN connections must be make using Kelvin-sense connections


TABLE

	CP	PWRLIMIT	Input OCP
	90W	4.2A / 82W	4.5A / 87W
			12mohm / 8.33A

**FOXCONN** HON HAI Precision Ind. Co., Ltd.  
 CCPBG - R&D Division

Title **PWR Charger TI**  
 Size A3 Document Number **W920 PVT**  
 Date: Monday, May 17, 2010 Sheet 37 of 71





TON	Operating Frequency (+5VALW/+3VALW)
VCC	200KHz/300KHz
REF (OPEN)	400KHz/300KHz
GND	400KHz/500KHz

SKIP#	Operating Mode
GND	Pulse-Skipping
REF	Ultrasonic-Skip
VCC	PWM

$$L = \frac{V_{OUT}(V_{IN}-V_{OUT})}{(V_{IN} * f * L_{IR} * I_{LOAD}(MAX))}$$

$$R_{ocp} = (I_{ocp} - I_{ripple} / 2) * (10 * R_{ds(on)}) / 5u$$


$$+5VALW = ((PR43 / PR46) + 1) * V_{FB1}$$

**FOXCONN** HON HAI Precision Ind. Co., Ltd.  
CCPBG - R&D Division


Title: **PWR +5V/+3V\_TI**

Size: A3 Document Number: **W920 PVT** Rev: 0.1

Date: Monday, May 17, 2010 Sheet: 38 of 71



$+1.5VSUS = ((PR67/PR68) + 1) * VFB1$   
 $I_{lim} = R_{IMAX} * 10\mu A / R_{ds(on)} + I_{ripple} / 2$   
 $OCP = 12.A - 14.A$



Place these CAPS close to FETs


$$+1\_05V\_VTT = ((PR82/PR81)+1) * VFB1$$


$$I_{lim} = R_{IMAX} * 10uA / R_{ds(on)} + I_{ripple} / 2$$


$$OCP = 18.7A \sim 21.8A$$


change PR83 & PC99 from NC to mount for EMI request













Place these CAPS close to FETs

**I<sub>max</sub> = 10A**  
**OC<sub>P</sub> = 15A**  
**F<sub>sw</sub> = 350KHz**  
**Skip Mode**  
 $V_o = (1 + (PR672/PR671)) * 0.6 = 0.86V$   
**OVP => VFB \* 116%**  
**UVP => VFB \* 70%**



add test point on DVT

<b>FOXCONN</b>		HON HAI Precision Ind. Co., Ltd.	
		CCPBG - R&D Division	
Title	<b>PWR_NV_VDD_TI</b>		
Size	Document Number	Rev	
A3	<b>W920 PVT</b>	0.1	
Date:	Monday, May 17, 2010	Sheet	44 of 71






0315: Change Y1 from 17-S17326D-NT00 to 17-1RFH370-2T00 for +1.5VRUN\_DGPU drop issue.

add this discharge circuit for fall time too long issue




change for discharge test issue






PJ23 Near DDR connector

NC this circuit for new system OVP



add this circuit for system OVP





Battery UVP

— For SG SKU  
 — For L SKU and SG SKU both


iGPU


dGPU power on

dGPU power off



0404 Redefine the dGPU power timing





0403 NC Q50 for use EC GPIO as GPU CLK\_REQ\_N instead of GPU CLK\_REQ\_N itself.










Table of pin connections for U24A. Columns include pin names (e.g., PEX\_CLKREQ\_N, PEX\_RST\_N, PEG\_RXP\_C15) and their corresponding connector pins (e.g., AE9, AD9, AE12). Includes a note 'SG\_N11M-OP2-S-A3 null' at the bottom.





FOXCONN HON HAI PRECISION IND. CO., LTD. CPBG - R&D Division. Title: VGA (PCI-E). Document Number: W920 PVT. Date: Monday, May 17, 2010. Sheet 48 of 71. Rev 0.1






PEG_TXP0	C512	0402_X7R	2	1	SG_0.1U_16V_K	PEG_RXP_C0
PEG_TXN0	C513	0402_X7R	2	1	SG_0.1U_16V_K	PEG_RXN_C0
PEG_TXP1	C514	0402_X7R	2	1	SG_0.1U_16V_K	PEG_RXP_C1
PEG_TXN1	C515	0402_X7R	2	1	SG_0.1U_16V_K	PEG_RXN_C1
PEG_TXP2	C516	0402_X7R	2	1	SG_0.1U_16V_K	PEG_RXP_C2
PEG_TXN2	C517	0402_X7R	2	1	SG_0.1U_16V_K	PEG_RXN_C2
PEG_TXP3	C518	0402_X7R	2	1	SG_0.1U_16V_K	PEG_RXP_C3
PEG_TXN3	C519	0402_X7R	2	1	SG_0.1U_16V_K	PEG_RXN_C3
PEG_TXP4	C520	0402_X7R	2	1	SG_0.1U_16V_K	PEG_RXP_C4
PEG_TXN4	C521	0402_X7R	2	1	SG_0.1U_16V_K	PEG_RXN_C4
PEG_TXP5	C522	0402_X7R	2	1	SG_0.1U_16V_K	PEG_RXP_C5
PEG_TXN5	C523	0402_X7R	2	1	SG_0.1U_16V_K	PEG_RXN_C5
PEG_TXP6	C524	0402_X7R	2	1	SG_0.1U_16V_K	PEG_RXP_C6
PEG_TXN6	C525	0402_X7R	2	1	SG_0.1U_16V_K	PEG_RXN_C6
PEG_TXP7	C526	0402_X7R	2	1	SG_0.1U_16V_K	PEG_RXP_C7
PEG_TXN7	C527	0402_X7R	2	1	SG_0.1U_16V_K	PEG_RXN_C7
PEG_TXP8	C528	0402_X7R	2	1	SG_0.1U_16V_K	PEG_RXP_C8
PEG_TXN8	C529	0402_X7R	2	1	SG_0.1U_16V_K	PEG_RXN_C8
PEG_TXP9	C530	0402_X7R	2	1	SG_0.1U_16V_K	PEG_RXP_C9
PEG_TXN9	C531	0402_X7R	2	1	SG_0.1U_16V_K	PEG_RXN_C9
PEG_TXP10	C532	0402_X7R	2	1	SG_0.1U_16V_K	PEG_RXP_C10
PEG_TXN10	C533	0402_X7R	2	1	SG_0.1U_16V_K	PEG_RXN_C10
PEG_TXP11	C534	0402_X7R	2	1	SG_0.1U_16V_K	PEG_RXP_C11
PEG_TXN11	C535	0402_X7R	2	1	SG_0.1U_16V_K	PEG_RXN_C11
PEG_TXP12	C536	0402_X7R	2	1	SG_0.1U_16V_K	PEG_RXP_C12
PEG_TXN12	C537	0402_X7R	2	1	SG_0.1U_16V_K	PEG_RXN_C12
PEG_TXP13	C538	0402_X7R	2	1	SG_0.1U_16V_K	PEG_RXP_C13
PEG_TXN13	C539	0402_X7R	2	1	SG_0.1U_16V_K	PEG_RXN_C13
PEG_TXP14	C540	0402_X7R	2	1	SG_0.1U_16V_K	PEG_RXP_C14
PEG_TXN14	C541	0402_X7R	2	1	SG_0.1U_16V_K	PEG_RXN_C14
PEG_TXP15	C542	0402_X7R	2	1	SG_0.1U_16V_K	PEG_RXP_C15
PEG_TXN15	C543	0402_X7R	2	1	SG_0.1U_16V_K	PEG_RXN_C15



close to MCP



```

XCLK_417: 0
1 (Reserved) 0 (277M Hz Default) ROM_SO (0001)
FB_0_BAR_SIZE 0 256MB(Default)
SMB_ALT_ADDR: 0(0X9E)
VGA_DEVICE: 1(VGA Device)

-----
PCI_DEVID[4]: 1 ROM_SCLK (1010)
SUB_VENDOR: 0
0 (No vedio BIOS ROM)
1 (BIOS ROM is present)
SLOT_CLK_CFG: 1
0 (GPU and MCH not share a common reference clk)
1 (GPU and MCH share a common reference clk)
PEX_PLL_EN_TERM: 0
0 Disable(Default)
1 Enable


-----
Panel strap USER[3:0]: EDID is used 1111 STRAP0 (1111)

-----
PCI Express strap N113GIO_PADCFG[3:0] 1110 (NOTEBOOK) STRAP1 (1110)

-----
N11X_PCI_DEVID[3:0]:PUN N11M-OP2 0X0A73 STRAP2 (0011)

-----
ROM_SI
0010 64Mx16 DDR3 - 96 ball - monolithic 64-bit Hynix
0011 64Mx16 DDR3 - 96 ball - monolithic 64-bit Samsung
    
```

close to GPU



**Logical Strap bit Mapping**

Resister values	Pull-up to VDD	Pull-down to GND
5KΩ	1000	0000
10KΩ	1001	0001
15KΩ	1010	0010
20KΩ	1011	0011
25KΩ	1100	0100
30KΩ	1101	0101
35KΩ	1110	0110
45KΩ	1111	0111

**Strap Options**

Physical Strapping pin	Power Rail	Logical Strapping pin3	Logical Strapping pin2	Logical Strapping pin1	Logical Strapping pin0
ROM_SO	+3VRUN	XCLK_417	FB_0_BAR_SIZE	SMB_ALT_ADDR	VGA_DEVICE
ROM_SCLK	+3VRUN	PCI_DEVID[4]	SUB_VENDOR	SLOT_CLK_CFG	PEX_PLL_EN_TERM
ROM_SI	+3VRUN	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]
STRAP0	+3VRUN	USER[3]	USER[2]	USER[1]	USER[0]
STRAP1	+3VRUN	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]
STRAP2	+3VRUN	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]






Refer to <GB1 Family Design Guide DG-04642-001\_v01\_secured>

**FOXCONN** HON HAI PRECISION IND. CO., LTD.  
CPBG - R&D Division


Title: **VGA (PCIE RX&STRAP)**

Size: A3 Document Number: **W920 PVT** Rev: 0.1

Date: Monday, May 17, 2010 Sheet: 50 of 71



CMD0	A4	32..63
CMD1	RAS#	RAS#
CMD2	A5	
CMD3	BA1	BA1
CMD4	A2	A2
CMD5	A4	A4
CMD6	A3	A3
CMD7	CKE	CKE
CMD8	CS0#	CS0#
CMD9	A11	A11
CMD10	CAS#	CAS#
CMD11	WE#	WE#
CMD12	BA0	BA0
CMD13	A5	A5
CMD14	A12	A12
CMD15	RST	RST
CMD16	A7	A7
CMD17	A10	A10
CMD18	CKE	CKE
CMD19	A0	A0
CMD20	A9	A9
CMD21	A6	A6
CMD22	A2	A2
CMD23	A8	A8
CMD24	A3	A3
CMD25	A1	A1
CMD26	A13	A13
CMD27	BA2	BA2
CMD28	ODT	ODT
CMD29	CS0#	CS0#
CMD30	ODT	ODT





4043 Add 47pF capacitor for FB\_PLLAVDD noise issue





**FOXCONN** HON HAI PRECISION IND. CO., LTD.  
CPBG - R&D Division





Title: **VGA (FBA\_DDR3)**

Size: A3 Document Number: **W920 PVT** Rev: 0.1



Date: Monday, May 17, 2010 Sheet: 51 of 71








SIGNAL	Application	Type	USED
I2CA_SCL, I2CA_SDA	DAC A CRT display interface DDC	Master	NO
I2CB_SCL, I2CB_SDA	None use		NO
I2CC_SCL, I2CC_SDA	None use		NO
I2CS_SCL, I2CS_SDA	SMBUS for internal thermal sensor interface	Slave Add: 0X9E	YES
I2CH_SCL, I2CH_SDA	None use		NO
I2CW_SCL, I2CW_SDA	AUX/DDC		NO
I2CX_SCL, I2CX_SDA	AUX/DDC		NO
I2CY_SCL, I2CY_SDA	AUX/DDC		NO
I2CZ_SCL, I2CZ_SDA	AUX/DDC		NO




GPIO	I/O	Internal pull	External pull	GPIO FUNCTION	Active	USED
GPIO0	n/a			general purpose	n/a	NO
GPIO1	I			HDMI_DET	-	NO
GPIO2	O		PD	LCD0_BL_PWM	HIGH	NO
GPIO3	O		PD	LCD0_VDD	HIGH	NO
GPIO4	O		PD	LCD0_BL_EN	HIGH	NO
GPIO5	O		PD	GPU_VID0	-	NO
GPIO6	O		PD	GPU_VID1	-	NO
GPIO7	O			GPU_VID2	-	NO
GPIO8	O		PU	NV_THERM_OVERT#	LOW	YES
GPIO9	I		PU	NV_THERM_ALERT#	LOW	YES
GPIO10	O				-	NO

External pull-ups and pull-downs, when needed, must be 5-10Kohm




0326 For Y6 Driver level Fail, SI suggest to add 124 ohm resistor.




<b>FOXCONN</b> HON HAI PRECISION IND. CO., LTD. CPBG - R&D Division	
Title <b>VGA (PWR&amp;GND)</b>	
Size A3	Document Number <b>W920 PVT</b>
Date: Wednesday, May 12, 2010	Sheet 56 of 71
	Rev 0.1













	0..30	32..63
CMD0	A4	RAS#
CMD1	RAS#	RAS#
CMD2	A5	
CMD3	BA1	BA1
CMD4	A2	A2
CMD5	A4	A4
CMD6	A3	A3
CMD7	CKE	CKE
CMD8	CS0#	CS0#
CMD9	A11	A11
CMD10	CAS#	CAS#
CMD11	WE#	WE#
CMD12	BA0	BA0
CMD13	A5	A5
CMD14	A12	A12
CMD15	RST	RST
CMD16	A7	A7
CMD17	A10	A10
CMD18	CKE	
CMD19	A0	A0
CMD20	A9	A9
CMD21	A6	A6
CMD22	A2	
CMD23	A8	A8
CMD24	A3	
CMD25	A1	A1
CMD26	A13	A13
CMD27	BA2	BA2
CMD28	ODT	
CMD29	CS0#	
CMD30	ODT	



- 51 FBA\_ODT
- 51 FBA\_A[0..13]
- 51 FBAD[0:31]
- 51 FBADQM[3..0]
- 51 FBARDQS[3..0]
- 51 FBAWDQS[3..0]












change C685 from NC to mount for SI test fail issue





PLACE 1UF CAPACITORS CLOSE TO THE MEMORY DEVICE.






**(TMDS inputs equalization control)**  
**PC1,PC0 Configuration**  
 00: 8 dB,  
 01: 4 dB,  
 10: 12 dB,  
 11: 0 dB

Follow PS 8101 HDMI Level Shifter Design Guide





Data line capacitance to GND need less than 10pF, so those parts need close to HDMI connector

Choke co-lay with resistor





0315: Change CN25 from 1N-0019000-MKX0 to 2N-0019003-FKG0 for L6 request.


<b>FOXCONN</b>		<b>HON HAI PRECISION IND. CO., LTD.</b>	
Title		CPBG - R&D Division	
<b>VGA HDMI</b>			
Size	Document Number		
A3	<b>W920 PVT</b>		
Date:	Monday, May 17, 2010	Sheet	61 of 71
Rev		0.1	



Semi-PnP (For Win7 ,Should be Dummy)




For EMI




0315: Change C742, C745, C750 from NC to mount for CRT noise issue.

Change F4 HH PN from 1M-F006A35-F000 to 1M-F6V0A35-F000 for vendor PN change




CRT CONNECTOR


<b>FOXCONN</b>		HON HAI PRECISION IND. CO., LTD.	
		CPBG - R&D Division	
Title	<b>VGA CRT</b>		
Size	Document Number		
A3	<b>W920 PVT</b>		
Date:	Monday, May 17, 2010	Sheet	62 of 71
Rev	0.1		





0322 Remove U118,C944 for there is no necessary to use this AND gate.



change from +3VRUN to +3VALW on DVT




Type A




For M/B

Type H




For M/B


Type E,F,G



Type E





Type F




Type G for M/B

Type B




For Bluetooth




For M/B

Type J




FOR CPU Bracket

Type L




FOR CPU Bracket

Type I



FOR CPU Bracket




FOR CPU Bracket



For Thermal module

Type B



For Mini-Card



**(2010/02/23)**

- P. 11 {PCH (HDA,JTAG,SAT)} Change Y12 from 1F-X32K768-1000 to 1F-X32K768-2006 for purchase difficult.
- P. 22 {EC+KBC(NPCE783L) 2/2} Change Y12 from 1F-X32K768-1000 to 1F-X32K768-2006 for purchase difficult.

**(2010/02/25)**

- P. 16 {PCH (GPIO,VSS\_NCTF,RSVD)} Disabe PCH thrmtrip proctect follow other projects.
- P. 22 {EC+KBC(NPCE783L) 2/2} Add thrmtrip# pull up for disabe PCH thrmtrip proctect .
- P. 29 {TOUCHPAD&LID&LED} Change R333 from NC to mount for ALPS Touchpad.
- P. 62 {CRT} Change C742, C745, C750 from NC to mount for CRT noise issue.

<b>FOXCONN</b>		HON HAI PRECISION IND. CO., LTD.	
Title		CPBG - R&D Division	
<b>EVT history</b>			
Size	Document Number		Rev
43	<b>W920 PVT</b>		1.0
Date:	Wednesday, May 12, 2010	Sheet	65 of 71

**(2010/03/15)**

- P. 45 {PWR\_Others power plane} Change Y1 from 17-S17326D-NT00 to 17-1RFH370-2T00 for +1\_5VRUN\_DGPU drop issue.
- P. 28 {FAN/THERMAL SENSOR} Change U120 and C371 from mount to NC for DDR thermal sensor.
- P. 61 {HDMI} Change CN25 from 1N-0019000-MKX0 to 2N-0019003-FKG0 for L6 request.
- P. 35 {MUTE} Add EAPD for Audio pop noise issue.

P .33--Reserve RC filter for EMC.

**(2010/04/08)**

- P. 25 { WLAN} Delete U14 and C334.
- P. 31 ---- add TP227,TP228 on top side for PWR test
- P. 46 ---- reserve new OVP function circuit for colay

**(2010/03/23)**

- P. 37 {PWR\_Charger\_TI} Change PR21 from 1R-0007321-F200 to 1R-0001022-F200 for CP point setting
- P. 38 {PWR\_+5V/+3V\_TI} Change PU3 enable pin setting
- P. 45 {PWR\_Others power plane} Change PQ24/PQ27/PQ28/PQ33/PQ52 from 17-S17326D-NT00 to 17-S17326D-NT01 for Vendor EOL
- P. 63 {Optimus} Remove U118,C944 for there is no necessary to use this AND gate.
- P. 28 {FAN/THERMAL SENSOR} U125 pull low HW\_THRMAL\_SD# from pull low ALW\_ON, for Sequence issue when this function action at EC hang up.

**(2010/03/26)**

- P. 25 {CRYSTAL}For Y6 Driver level Fail,SI suggest to add 124 ohm resistor.
- P. 24 {card reader}for SI test system voltage card 3.3v fail · change c952 from NC\_4.7uF to 10uF

**(2010/03/27)**

- P. 16 {PCH} Change AB7 and AB13 net neme.
- P. 11-- P19 {PCH} Change U3 from 12-1BEXPEA-0000 to 12-1BEXPEA-B301.
- P. 29 -- {TOUCHPAD&LID&LED} Delete L11 for cost down.  
Add F5 for protect touch pad .

**(2010/03/29)**

- P .63 --{ Optimus} change +3VRUN\_DGPU power from +3VRUN to +3VALW

**(2010/04/01)**

- P .22 --Cancel NC 100Kohm R5687 for SG.
- P .22 --Change MM\_IRQ pull high from +3VRUN to +ECVCC.
- P .21 --Change TS\_DATA & TS\_CLK pull high from +3VRUN to +ECVCC.
- P .28 --{ FAN/THERMAL SENSOR} R5857 resister Change from 18K to 22K.

**(2010/04/03)**

- P .37 --Change PQ4 & PQ6 from 17-S13424B-DV00 to 17-S13424B-DV01
- P .38 --follow EMI reqest change PR42 & PC53 from NC to mont
- P .38 --follow EMI reqest change PR44 & PC54 from NC to mont

**(2010/04/04)**

- P .48 --NC Q50 for use EC GPIO as GPU CLK\_REQ\_N instead of GPU CLK\_REQ\_N itself
- P .51 --Add 47pF capacitor C978 for FB\_PLLAVDD noise issue
- P .21 --Reserve BL\_OFF#.
- P .21 --Change GPO76 from BL\_OFF# to PEX\_CLKREQ1 for SG.
- P .31 --Change CN16 pin3 from GND to +ECVCC for TS DB change request

**(2010/04/06)**

- P .45 --Add discharge circuit PR698 & PQ62 for fall time too long issue
- P .29--add reserve resister R5868 & R5869 for debug
- P .22--Change BT\_PRS# pull high from +3VRUN to +3VSUS.
- P .45 --change PR691 from NC\_330 to 22 & PR690 from NC to mount & PQ56 from NC to mount for discharge issue

<b>FOXCONN</b>		HON HAI PRECISION IND. CO., LTD.	
		CPBG - R&D Division	
Title <b>DVT history</b>			
Size	Document Number		Rev
43	<b>W920 PVT</b>		1.0
Date:	Wednesday, May 12, 2010	Sheet	66 of 71

**(2010/05/04)**

- 1.P. 28 ---{ FAN/THERMAL SENSOR} Added test point PTP64.
2. P29 ---Change F5 HH PN from 1M-F10V0A1-F000 to 1M-F30VA12-F000 for vendor PN change
3. P29 ---Change F5 HH PN from 1M-F10V0A1-F000 to 1M-F30VA12-F000 for vendor PN change

**(2010/05/05)**

1. P. 38 {PWR\_+5V/+3V\_TI} delete test jump PJ3/PJ4
2. P. 39 {PWR\_+1\_5V/+0\_75V\_UPI} delete test jump PJ5/PJ6/PJ7/PJ8
3. P. 40 {PWR\_+1\_05V\_VTT\_UPI} delete test jump PJ9/PJ10/PJ11
4. P. 41 {PWR\_1\_8V\_GMT} delete test jump PJ12
5. P. 42 {PWR\_VHOCORE -- ON} delete test jump PJ28/PJ29
6. P. 43 {PWR\_+GFXCORE\_ON} delete test jump PJ16/PJ17/PJ18
7. P. 44 {PWR\_NV\_VDD\_TI} delete test jump PJ24/PJ25/PJ26/PJ27
8. P. 46 {PWR\_OVP function} add PJ24 and mount PU19/PC582/PC581/PR701/PC584/PC585/PR699/PR700/PC583 for new OVP circuit .
9. P. 46 {PWR\_OVP function} NC PU13/PC182/PQ37/PR246/PR247/PQ39/PU12/PC178/PD15/PR243/PC180/PR245/PC181/PR237/PQ36/PQ38/PR242 for old OVP circuit

**(2010/05/11)**

1. P. 31 {KB/DB CONNECTOER}add 3 fuse on TS DB for DVT burn cable issue
2. P 54 VGA (GPIO) Change Q54 to D28 to correct the naming mistake.
3. P. 38 {PWR\_+5V/+3V\_TI} NC PR58 and add PC586/PD20/PR702/PR703 For 5VALW\_LDO enable more smooth

**(2010/05/12)**

1. P. 31 {KB/DB CONNECTOER}Change KB test piont for TE request

**(2010/05/13)**

1. P. 29 -- {TOUCHPAD&LID&LED}Change for wlan swith change

**(2010/05/14)**

1. 40 -- {PWR\_+1\_05V\_VTT\_UPI} change PR83 &PC99 from NC to mount for EMI request

**(2010/05/15)**

1. 12 -- PCH (PCI-E,SMBUS,CLK) change Y2 from 1F-X00025M-3000 to 1F-X00025M-3001 for SI test fail issue

**(2010/05/17)**

1. 59 -- VGA (VRAM BYPASS) change C685 from NC to mount for SI test fail issue

<b>FOXCONN</b> HON HAI PRECISION IND. CO., LTD. CPBG - R&D Division	
Title <b>PVT history</b>	
Size A3	Document Number <b>W920 PVT</b>
Date: Monday, May 17, 2010	Sheet 67 of 71